Vm-dev November 2016

vm-dev@lists.squeakfoundation.org

34 participants
155 discussions

VM Maker: VMMaker.oscog-eem.2014.mcz
by commits＠source.squeak.org 30 Nov '16

30 Nov '16

Eliot Miranda uploaded a new version of VMMaker to project VM Maker: http://source.squeak.org/VMMaker/VMMaker.oscog-eem.2014.mcz ==================== Summary ==================== Name: VMMaker.oscog-eem.2014 Author: eem Time: 30 November 2016, 12:05:15.199066 pm UUID: 39577b51-2ad7-4e7c-9a31-06dab999241b Ancestors: VMMaker.oscog-eem.2013 RegisterAllocatingCogit: Avoid ssStorePop:toPreferredReg: stomping on already-allocated registers. =============== Diff against VMMaker.oscog-eem.2013 =============== Item was added: + ----- Method: RegisterAllocatingCogit>>liveRegistersExceptingTopNItems: (in category 'simulation stack') ----- + liveRegistersExceptingTopNItems: n + | regsSet | + regsSet := 0. + 0 to: simStackPtr - n do: + [:i| + regsSet := regsSet bitOr: (self simStackAt: i) registerMask]. + LowcodeVM ifTrue: + [(simNativeSpillBase max: 0) to: simNativeStackPtr - n do: + [:i| + regsSet := regsSet bitOr: (self simNativeStackAt: i) nativeRegisterMask]]. + ^regsSet! Item was changed: ----- Method: RegisterAllocatingCogit>>ssStorePop:toPreferredReg: (in category 'simulation stack') ----- ssStorePop: popBoolean toPreferredReg: preferredReg "Store or pop the top simulated stack entry to a register. Use preferredReg if the entry is not itself a register. Answer the actual register the result ends up in." + | actualReg liveRegisters | - | actualReg | actualReg := preferredReg. self ssTop type = SSRegister ifTrue: [self assert: (self ssTop liveRegister = NoReg or: [self ssTop liveRegister = self ssTop register]). self assert: self ssTop spilled not. actualReg := self ssTop register]. self ssTop liveRegister ~= NoReg ifTrue: [actualReg := self ssTop liveRegister]. + liveRegisters := self liveRegistersExceptingTopNItems: 1. + (self register: actualReg isInMask: liveRegisters) ifTrue: + [actualReg := self allocateRegNotConflictingWith: (self registerMaskFor: preferredReg). + actualReg = NoReg ifTrue: + [actualReg := preferredReg]]. + self deny: (self register: actualReg isInMask: liveRegisters). self ssStorePop: popBoolean toReg: actualReg. "generates nothing if ssTop is already in actualReg" ^actualReg!

1 0

VM Maker: VMMaker.oscog-eem.2013.mcz
by commits＠source.squeak.org 30 Nov '16

30 Nov '16

Eliot Miranda uploaded a new version of VMMaker to project VM Maker: http://source.squeak.org/VMMaker/VMMaker.oscog-eem.2013.mcz ==================== Summary ==================== Name: VMMaker.oscog-eem.2013 Author: eem Time: 30 November 2016, 11:36:10.308574 am UUID: 03cb6548-31c9-4a99-9fc6-38fc19a63a24 Ancestors: VMMaker.oscog-eem.2012 RegisterAllocatingCogit: Fix slips in allocateRegForStackEntryAt:notConflictingWith: and CogRegisterAllocatingSimStackEntry>>registerMaskOrNone. Improve Spur genGetClassObjectOf:into:scratchReg:instRegIsReceiver: to avoid reg-reg copies. Fix reconcileRegisterStateForJoinAfterSpecialSelectorSendwhich must traverse entire stack. Hence extend reconcilePoppingWith: to deal with spilled target entries. =============== Diff against VMMaker.oscog-eem.2012 =============== Item was changed: ----- Method: CogObjectRepresentationForSpur>>genGetClassObjectOf:into:scratchReg:instRegIsReceiver: (in category 'compile abstract instructions') ----- genGetClassObjectOf: instReg into: destReg scratchReg: scratchReg instRegIsReceiver: instRegIsReceiver "Fetch the instance's class into destReg. If the instance is not the receiver and is forwarded, follow forwarding." | jumpIsImm jumpNotForwarded loop | <var: #jumpIsImm type: #'AbstractInstruction *'> <var: #jumpNotForwarded type: #'AbstractInstruction *'> <var: #loop type: #'AbstractInstruction *'> (instReg = destReg or: [instReg = scratchReg or: [destReg = scratchReg]]) ifTrue: [^BadRegisterSet]. loop := cogit MoveR: instReg R: scratchReg. cogit AndCq: objectMemory tagMask R: scratchReg. jumpIsImm := cogit JumpNonZero: 0. self flag: #endianness. "Get least significant half of header word in destReg" cogit MoveMw: 0 r: instReg R: scratchReg. "mask off class index" cogit AndCq: objectMemory classIndexMask R: scratchReg. instRegIsReceiver ifFalse: ["if it is forwarded..." cogit CmpCq: objectMemory isForwardedObjectClassIndexPun R: scratchReg. jumpNotForwarded := cogit JumpNonZero: 0. "...follow the forwarding pointer and loop to fetch its classIndex" cogit MoveMw: objectMemory baseHeaderSize r: instReg R: instReg. cogit Jump: loop. jumpNotForwarded jmpTarget: cogit Label]. jumpIsImm jmpTarget: (cogit MoveR: scratchReg R: destReg). scratchReg = TempReg + ifTrue: + [cogit PushR: instReg. + self genGetClassObjectOfClassIndex: destReg into: instReg scratchReg: TempReg. + cogit MoveR: instReg R: destReg. + cogit PopR: instReg] + ifFalse: + [self genGetClassObjectOfClassIndex: destReg into: scratchReg scratchReg: TempReg. + cogit MoveR: scratchReg R: destReg]. - ifTrue: [cogit PushR: instReg] - ifFalse: [cogit MoveR: instReg R: scratchReg]. - self genGetClassObjectOfClassIndex: destReg into: instReg scratchReg: TempReg. - cogit MoveR: instReg R: destReg. - scratchReg = TempReg - ifTrue: [cogit PopR: instReg] - ifFalse: [cogit MoveR: scratchReg R: instReg]. ^0! Item was changed: ----- Method: CogRegisterAllocatingSimStackEntry>>reconcilePoppingWith: (in category 'compile abstract instructions') ----- + reconcilePoppingWith: targetEntry + "Make the state of a targetEntry, a stack entry following a non-inlined special selector + send, the same as the corresponding entry (the receiver) along the inlined path." + <var: #targetEntry type: #'targetEntry *'> + targetEntry spilled ifTrue: + [self assert: (self isSameEntryAs: targetEntry). + targetEntry liveRegister = NoReg ifTrue: + [^self]. + type caseOf: { + [SSBaseOffset] -> [cogit MoveMw: offset r: register R: targetEntry liveRegister]. + [SSSpill] -> [cogit MoveMw: offset r: register R: targetEntry liveRegister]. + [SSConstant] -> [cogit genMoveConstant: constant R: targetEntry liveRegister]. + [SSRegister] -> [targetEntry liveRegister ~= register ifTrue: + [cogit MoveR: register R: targetEntry liveRegister]] }. + ^self]. + targetEntry type = SSConstant ifTrue: - reconcilePoppingWith: simStackEntry - "Make the state of a simStackEntry, a stack entry along the inlined special selector path, - the same as the corresponding simStackEntry along the non-inlined path (the receiver)." - <var: #simStackEntry type: #'SimStackEntry *'> - simStackEntry type = SSConstant ifTrue: [cogit AddCw: BytesPerWord R: SPReg. ^self]. + targetEntry registerOrNone ~= NoReg ifTrue: + [cogit PopR: targetEntry registerOrNone. - simStackEntry registerOrNone ~= NoReg ifTrue: - [cogit PopR: simStackEntry registerOrNone. ^self]. self halt! Item was changed: ----- Method: CogRegisterAllocatingSimStackEntry>>registerMaskOrNone (in category 'accessing') ----- registerMaskOrNone liveRegister ~= NoReg ifTrue: + [^cogit registerMaskFor: liveRegister]. - [^cogit registerMaskFor: register]. ^super registerMaskOrNone! Item was changed: ----- Method: RegisterAllocatingCogit>>reconcileRegisterStateForJoinAfterSpecialSelectorSend (in category 'bytecode generator support') ----- reconcileRegisterStateForJoinAfterSpecialSelectorSend "When the control flow from the inlined special selector code (e.g. add or comparison) joins the control flow from the send, taken when the inlined code fails, we should decide whether to reload any registers known to contain useful values or mark them as dead." "If ReceiverResultReg is live along the inlined path, and is used before the next full send, reload it on the uncommon path." scratchOptStatus isReceiverResultRegLive ifTrue: [(self existsInstVarRefBeforeSendOrReturn or: [self receiverRefOnScratchSimStack]) ifTrue: [optStatus isReceiverResultRegLive: true. optStatus ssEntry storeToReg: ReceiverResultReg] ifFalse: [optStatus isReceiverResultRegLive: false]]. "Restore the simStack to that in scratchSimStack, popping any spilled state back into allocated registers." simSpillBase := scratchSpillBase. simStackPtr to: 0 by: -1 do: [:i| self assert: (i = simStackPtr ifTrue: [(self simStackAt: i) type = SSRegister] ifFalse: [(self simStackAt: i) spilled]). - (self simStack: scratchSimStack at: i) spilled ifTrue: - [self assert: ((self simStack: scratchSimStack at: i) isSameEntryAs: (self simStackAt: i)). - ^self]. (self simStackAt: i) reconcilePoppingWith: (self simStack: scratchSimStack at: i). simStack at: i put: (self cCode: [scratchSimStack at: i] inSmalltalk: [(scratchSimStack at: i) copy])]! Item was changed: ----- Method: StackToRegisterMappingCogit>>allocateRegForStackEntryAt:notConflictingWith: (in category 'simulation stack') ----- allocateRegForStackEntryAt: index notConflictingWith: regMask "If the stack entry is already in a register not conflicting with regMask, answers it, else allocate a new register not conflicting with reg mask" <var: #stackEntry type: #'CogSimStackEntry *'> | stackEntry mask | stackEntry := self ssValue: index. mask := stackEntry registerMaskOrNone. (mask ~= 0 and: [mask noMask: regMask]) ifTrue: + [^stackEntry registerOrNone]. - [^stackEntry register]. ^self allocateRegNotConflictingWith: regMask!

1 0

VM Maker: VMMaker.oscog-eem.2012.mcz
by commits＠source.squeak.org 30 Nov '16

30 Nov '16

Eliot Miranda uploaded a new version of VMMaker to project VM Maker: http://source.squeak.org/VMMaker/VMMaker.oscog-eem.2012.mcz ==================== Summary ==================== Name: VMMaker.oscog-eem.2012 Author: eem Time: 30 November 2016, 9:04:29.941011 am UUID: 7a19d382-772d-494d-a55b-6325747b36a7 Ancestors: VMMaker.oscog-eem.2011 RegisterAllocatingCogit: Implement a register allocating version of inlined #==. Use simStackAt:at:. Now that fixups are being counted correctlty, stop overcounting. =============== Diff against VMMaker.oscog-eem.2011 =============== Item was added: + ----- Method: RegisterAllocatingCogit>>genForwardersInlinedIdenticalOrNotIf: (in category 'bytecode generators') ----- + genForwardersInlinedIdenticalOrNotIf: orNot + | nextPC branchDescriptor unforwardRcvr argReg targetBytecodePC + unforwardArg rcvrReg postBranchPC label fixup | + <var: #branchDescriptor type: #'BytecodeDescriptor *'> + <var: #label type: #'AbstractInstruction *'> + + self extractMaybeBranchDescriptorInto: [ :descr :next :postBranch :target | + branchDescriptor := descr. nextPC := next. postBranchPC := postBranch. targetBytecodePC := target ]. + + "If an operand is an annotable constant, it may be forwarded, so we need to store it into a + register so the forwarder check can jump back to the comparison after unforwarding the constant. + However, if one of the operand is an unnanotable constant, does not allocate a register for it + (machine code will use operations on constants) and does not generate forwarder checks." + unforwardRcvr := (objectRepresentation isUnannotatableConstant: (self ssValue: 1)) not. + unforwardArg := (objectRepresentation isUnannotatableConstant: self ssTop) not. + + self + allocateEqualsEqualsRegistersArgNeedsReg: unforwardArg + rcvrNeedsReg: unforwardRcvr + into: [ :rcvr :arg | rcvrReg:= rcvr. argReg := arg ]. + + "If not followed by a branch, resolve to true or false." + (branchDescriptor isBranchTrue or: [branchDescriptor isBranchFalse]) ifFalse: + [^ self + genIdenticalNoBranchArgIsConstant: unforwardArg not + rcvrIsConstant: unforwardRcvr not + argReg: argReg + rcvrReg: rcvrReg + orNotIf: orNot]. + + label := self Label. + self genCmpArgIsConstant: unforwardArg not rcvrIsConstant: unforwardRcvr not argReg: argReg rcvrReg: rcvrReg. + self ssPop: 2. + + "Further since there is a following conditional jump bytecode, define + non-merge fixups and leave the cond bytecode to set the mergeness." + (self fixupAt: nextPC - initialPC) notAFixup + ifTrue: "The next instruction is dead. we can skip it." + [deadCode := true. + self ensureFixupAt: targetBytecodePC - initialPC. + self ensureFixupAt: postBranchPC - initialPC] + ifFalse: + [self ssPushConstant: objectMemory trueObject]. "dummy value" + + self assert: (unforwardArg or: [unforwardRcvr]). + "We could use (branchDescriptor isBranchTrue xor: orNot) to simplify this." + orNot + ifFalse: [branchDescriptor isBranchTrue + ifTrue: + [ fixup := (self ensureNonMergeFixupAt: postBranchPC - initialPC) asUnsignedInteger. + self JumpZero: (self ensureNonMergeFixupAt: targetBytecodePC - initialPC) asUnsignedInteger ] + ifFalse: "branchDescriptor is branchFalse" + [ fixup := (self ensureNonMergeFixupAt: targetBytecodePC - initialPC) asUnsignedInteger. + self JumpZero: (self ensureNonMergeFixupAt: postBranchPC - initialPC) asUnsignedInteger ]] + ifTrue: [branchDescriptor isBranchTrue + ifFalse: "branchDescriptor is branchFalse" + [ fixup := (self ensureNonMergeFixupAt: postBranchPC - initialPC) asUnsignedInteger. + self JumpZero: (self ensureNonMergeFixupAt: targetBytecodePC - initialPC) asUnsignedInteger ] + ifTrue: + [ fixup := (self ensureNonMergeFixupAt: targetBytecodePC - initialPC) asUnsignedInteger. + self JumpZero: (self ensureNonMergeFixupAt: postBranchPC - initialPC) asUnsignedInteger ]]. + + "The forwarders checks need to jump back to the comparison (label) if a forwarder is found, else + jump forward either to the next forwarder check or to the postBranch or branch target (fixup)." + unforwardArg ifTrue: + [ unforwardRcvr + ifTrue: [ objectRepresentation genEnsureOopInRegNotForwarded: argReg scratchReg: TempReg jumpBackTo: label ] + ifFalse: [ objectRepresentation + genEnsureOopInRegNotForwarded: argReg + scratchReg: TempReg + ifForwarder: label + ifNotForwarder: fixup ] ]. + unforwardRcvr ifTrue: + [ objectRepresentation + genEnsureOopInRegNotForwarded: rcvrReg + scratchReg: TempReg + ifForwarder: label + ifNotForwarder: fixup ]. + + "Not reached, execution flow have jumped to fixup" + + ^0! Item was changed: + ----- Method: RegisterAllocatingCogit>>maybeCountFixup: (in category 'compile abstract instructions') ----- - ----- Method: RegisterAllocatingCogit>>maybeCountFixup: (in category 'as yet unclassified') ----- maybeCountFixup: descriptor "Count needed fixups; descriptor is known to be a branch or a block creation." <var: #descriptor type: #'BytecodeDescriptor *'> <inline: true> + numFixups := numFixups + ((descriptor isBranchTrue or: [descriptor isBranchFalse]) + ifTrue: [2] + ifFalse: [1])! - numFixups := numFixups + (descriptor isBranch - ifTrue: - [((descriptor isBranchTrue or: [descriptor isBranchFalse]) - and: [prevBCDescriptor generator == #genSpecialSelectorEqualsEquals - or: [prevBCDescriptor generator == #genSpecialSelectorComparison]]) - ifTrue: [3] - ifFalse: [2]] "Forward branches only need one, but backward branches need two" - ifFalse: [1]) "blocks"! Item was changed: ----- Method: RegisterAllocatingCogit>>receiverRefOnScratchSimStack (in category 'bytecode generator support') ----- receiverRefOnScratchSimStack simStackPtr to: (0 max: scratchSpillBase) by: -1 do: [:i| + ((self simStack: scratchSimStack at: i) register = ReceiverResultReg + and: [(self simStack: scratchSimStack at: i) type = SSBaseOffset]) ifTrue: - ((self addressOf: (scratchSimStack at: i)) register = ReceiverResultReg - and: [(self addressOf: (scratchSimStack at: i)) type = SSBaseOffset]) ifTrue: [^true]]. ^false! Item was changed: ----- Method: RegisterAllocatingCogit>>reconcileRegisterStateForJoinAfterSpecialSelectorSend (in category 'bytecode generator support') ----- reconcileRegisterStateForJoinAfterSpecialSelectorSend "When the control flow from the inlined special selector code (e.g. add or comparison) joins the control flow from the send, taken when the inlined code fails, we should decide whether to reload any registers known to contain useful values or mark them as dead." "If ReceiverResultReg is live along the inlined path, and is used before the next full send, reload it on the uncommon path." scratchOptStatus isReceiverResultRegLive ifTrue: [(self existsInstVarRefBeforeSendOrReturn or: [self receiverRefOnScratchSimStack]) ifTrue: [optStatus isReceiverResultRegLive: true. optStatus ssEntry storeToReg: ReceiverResultReg] ifFalse: [optStatus isReceiverResultRegLive: false]]. "Restore the simStack to that in scratchSimStack, popping any spilled state back into allocated registers." simSpillBase := scratchSpillBase. simStackPtr to: 0 by: -1 do: [:i| self assert: (i = simStackPtr ifTrue: [(self simStackAt: i) type = SSRegister] ifFalse: [(self simStackAt: i) spilled]). + (self simStack: scratchSimStack at: i) spilled ifTrue: + [self assert: ((self simStack: scratchSimStack at: i) isSameEntryAs: (self simStackAt: i)). - (self addressOf: (scratchSimStack at: i)) spilled ifTrue: - [self assert: ((scratchSimStack at: i) isSameEntryAs: (self simStackAt: i)). ^self]. + (self simStackAt: i) reconcilePoppingWith: (self simStack: scratchSimStack at: i). - (self simStackAt: i) reconcilePoppingWith: (self addressOf: (scratchSimStack at: i)). simStack at: i put: (self cCode: [scratchSimStack at: i] inSmalltalk: [(scratchSimStack at: i) copy])]! Item was changed: ----- Method: RegisterAllocatingCogit>>setMergeSimStackOf: (in category 'bytecode generator support') ----- setMergeSimStackOf: fixup <var: #fixup type: #'BytecodeFixup *'> - self assert: nextFixup <= numFixups. self moveSimStackConstantsToRegisters. + fixup mergeSimStack + ifNil: + [self assert: nextFixup <= numFixups. + self cCode: [fixup mergeSimStack: mergeSimStacksBase + (nextFixup * self simStackSlots * (self sizeof: CogSimStackEntry))]. + nextFixup := nextFixup + 1] + ifNotNil: + [self assert: fixup simStackPtr = simStackPtr. + 0 to: simStackPtr do: + [:i| + self assert: ((self simStackAt: i) isSameEntryAs: (fixup mergeSimStack at: i)). + (self simStackAt: i) liveRegister ~= (fixup mergeSimStack at: i) liveRegister ifTrue: + [(self simStackAt: i) liveRegister: NoReg]]]. - self cCode: [fixup mergeSimStack: mergeSimStacksBase + (nextFixup * self simStackSlots * (self sizeof: CogSimStackEntry))]. fixup simStackPtr: simStackPtr; isReceiverResultRegSelf: optStatus isReceiverResultRegLive. - nextFixup := nextFixup + 1. self cCode: [self mem: fixup mergeSimStack cp: simStack y: self simStackSlots * (self sizeof: CogSimStackEntry)] inSmalltalk: [fixup mergeSimStack: self copySimStack]!

1 0

[OpenSmalltalk/opensmalltalk-vm] 147f06: Provide x86 stack alignment rules for MSVC
by GitHub 30 Nov '16

30 Nov '16

Branch: refs/heads/Cog Home: https://github.com/OpenSmalltalk/opensmalltalk-vm Commit: 147f06f5e4de184c83207c2f17278d891155b80d https://github.com/OpenSmalltalk/opensmalltalk-vm/commit/147f06f5e4de184c83… Author: nicolas-cellier-aka-nice <nicolas.cellier.aka.nice(a)gmail.com> Date: 2016-11-30 (Wed, 30 Nov 2016) Changed paths: M platforms/Cross/vm/sqCogStackAlignment.h Log Message: ----------- Provide x86 stack alignment rules for MSVC MSVC does not have __SSE2__ macro, but _M_IX86_FP==2 like explained at: - https://msdn.microsoft.com/en-us/library/b0084kay.aspx msdn Microsoft-specific predefined macros - http://stackoverflow.com/questions/18563978/sse-sse2-is-enabled-control-in-… Commit: 386330591639b3056ae67586530f7a6d9dcea87d https://github.com/OpenSmalltalk/opensmalltalk-vm/commit/386330591639b3056a… Author: nicolas-cellier-aka-nice <nicolas.cellier.aka.nice(a)gmail.com> Date: 2016-11-30 (Wed, 30 Nov 2016) Changed paths: M platforms/Cross/vm/sqCogStackAlignment.h Log Message: ----------- Avoid redefinition of ceGetFP ceGetSP with different storage (VMEXPORT) in MSVC Compare: https://github.com/OpenSmalltalk/opensmalltalk-vm/compare/21b488e00c99...38…

1 0

VM Maker: VMMaker.oscog-eem.2011.mcz
by commits＠source.squeak.org 29 Nov '16

29 Nov '16

Eliot Miranda uploaded a new version of VMMaker to project VM Maker: http://source.squeak.org/VMMaker/VMMaker.oscog-eem.2011.mcz ==================== Summary ==================== Name: VMMaker.oscog-eem.2011 Author: eem Time: 29 November 2016, 1:01:17.478514 pm UUID: b27de175-8a0d-4fd3-986a-2ac3d678a7bf Ancestors: VMMaker.oscog-eem.2010 RegisterAllocatingCogit: Fix captureUnspilledSpillsForSpecialSelectorSend: to update liveRegs and nuke a bogus assert. =============== Diff against VMMaker.oscog-eem.2010 =============== Item was changed: ----- Method: RegisterAllocatingCogit>>captureUnspilledSpillsForSpecialSelectorSend: (in category 'bytecode generator support') ----- captureUnspilledSpillsForSpecialSelectorSend: liveRegisterMask "Since we're allocating values in registers we would like to keep those registers live on the inlined path and reload registers along the non-inlined send path. But any values that would need to be spilled along the non-inlined path must be captured before the split so that both paths can join. If we don't capture the values on the non-inlined path we could access stale values. So for all stack entries that would be spilled along the non-inlined path, assign them to registers, or spill if none are available." | i liveRegs reg | liveRegs := liveRegisterMask. optStatus isReceiverResultRegLive ifTrue: [liveRegs := liveRegs + (self registerMaskFor: ReceiverResultReg)]. reg := TempReg. "Anything but NoReg" i := simStackPtr + 1. "We must spill a contiguous range at the hot top of stack, so we assign coldest first :-(" [reg ~= NoReg and: [i > simSpillBase and: [i > 0]]] whileTrue: [i := i - 1. - self deny: ((self simStackAt: i) spilled and: [(self simStackAt: i) type = SSBaseOffset]). ((self simStackAt: i) spilled not and: [(self simStackAt: i) type = SSBaseOffset]) ifTrue: [reg := self allocateRegNotConflictingWith: liveRegs. reg ~= NoReg ifTrue: + [(self simStackAt: i) storeToReg: reg. + liveRegs := liveRegs bitOr: (self registerMaskFor: reg)]]]. - [(self simStackAt: i) storeToReg: reg]]]. reg = NoReg ifTrue: [self ssFlushTo: i]!

1 0

Removing most of the windowing code
by Ronie Salgado 29 Nov '16

29 Nov '16

Hello, I am working on removing most of windowing code from the VM, and in trying to unify the platform specific code of the VM. In the MinimalistHeadless branch of https://github.com/ronsaldo/opensmalltalk-vm I made the following changes: - Unified standard CMake building scripts for Unixes. I hate autoconf. I want to use them in Windows too. - Refactoring the Unix entry points. I am trying to remove a lot of code for simplfying stuff. - Null window driver for true headless. - Optional SDL2 based traditional display backend for compatibility reasons, and because the extra Morphic worlds using OSWindow are a bit unstable. So far I managed to run a standard Pharo 6 image using this custom VM in Linux. Windows and Mac are coming next. Hopefully this is going to fix the problems with duplicated events when using OSWindow in Windows. I am also planning on making a standard interface for embedding the VM in an application, at least as a static library. With this new building system, this seems to be easy to do. BTW. When I tried the minimalistic Pharo image, in a completely headless VM, I got the following error: [ "Ugh .... now this is a biggie - a system that does not support any of the display depths at all." Smalltalk logError: 'Fatal error: This system has no support for any display depth at all.' inContext: thisContext. Smalltalk quitPrimitive "There is no way to continue from here" ] in DisplayScreen>>findAnyDisplayDepth DisplayScreen>>findAnyDisplayDepthIfNone: DisplayScreen>>findAnyDisplayDepth DisplayScreen>>setExtent:depth: DisplayScreen class>>startUp As a workaround, I am doing the following for ioHasDisplayDepth with the null driver: sqInt ioHasDisplayDepth(sqInt depth) { return true; } In DisplayScreen class >> startUp we have the following: startUp "DisplayScreen startUp" Display setExtent: self actualScreenSize depth: Display nativeDepth. Display beDisplay Does it make sense, to always trying to create a display in startup time? Best regards, Ronie

12 28

VM Maker: VMMaker.oscog-eem.2010.mcz
by commits＠source.squeak.org 29 Nov '16

29 Nov '16

Eliot Miranda uploaded a new version of VMMaker to project VM Maker: http://source.squeak.org/VMMaker/VMMaker.oscog-eem.2010.mcz ==================== Summary ==================== Name: VMMaker.oscog-eem.2010 Author: eem Time: 29 November 2016, 12:45:23.316587 pm UUID: 5ead15e2-0452-433f-83d9-c14d1804fe5a Ancestors: VMMaker.oscog-eem.2009 RegisterAllocatingCogit: Count fixups for backward branches. Implement saving the stack at a backward branch and reloading register state before taking the backward jump. Reverse the sense of reconcileWith: and rename it to reconcilePoppingWith: to match the backwards jump reconciliation code. Extend CogRASSBytecodeFixup with the state of the optStatus for self and fix reInitialize. =============== Diff against VMMaker.oscog-eem.2009 =============== Item was changed: CogSSBytecodeFixup subclass: #CogRASSBytecodeFixup + instanceVariableNames: 'cogit mergeSimStack isReceiverResultRegSelf' - instanceVariableNames: 'cogit mergeSimStack' classVariableNames: '' poolDictionaries: '' category: 'VMMaker-JIT'! !CogRASSBytecodeFixup commentStamp: 'eem 11/22/2016 08:44' prior: 0! A CogRASSBytecodeFixup extends CogSSBytecodeFixup with state to merge the stack at control-flow joins, preserving register contents. By holding onto the entire stack state a CogRASSBytecodeFixup allows RegisterAllocatingCogit to merge individual stack entries, instead of merely spilling to the same height. Instance Variables cogit: <RegisterAllocatingCogit> mergeSimStack: <Array of: CogRegisterAllocatingSimStackEntry> cogit - the JIT compiler mergeSimStack - the state of the stack at the jump to this fixup! Item was changed: ----- Method: CogRASSBytecodeFixup>>cogit: (in category 'initialize-release') ----- cogit: aCogit cogit := aCogit. + isReceiverResultRegSelf := false. ^self! Item was added: + ----- Method: CogRASSBytecodeFixup>>isReceiverResultRegSelf (in category 'accessing') ----- + isReceiverResultRegSelf + + ^ isReceiverResultRegSelf! Item was added: + ----- Method: CogRASSBytecodeFixup>>isReceiverResultRegSelf: (in category 'accessing') ----- + isReceiverResultRegSelf: anObject + + ^isReceiverResultRegSelf := anObject! Item was added: + ----- Method: CogRASSBytecodeFixup>>reinitialize (in category 'accessing') ----- + reinitialize + <inline: true> + super reinitialize. + mergeSimStack := nil. + isReceiverResultRegSelf := false! Item was added: + ----- Method: CogRegisterAllocatingSimStackEntry>>reconcilePoppingWith: (in category 'compile abstract instructions') ----- + reconcilePoppingWith: simStackEntry + "Make the state of a simStackEntry, a stack entry along the inlined special selector path, + the same as the corresponding simStackEntry along the non-inlined path (the receiver)." + <var: #simStackEntry type: #'SimStackEntry *'> + simStackEntry type = SSConstant ifTrue: + [cogit AddCw: BytesPerWord R: SPReg. + ^self]. + simStackEntry registerOrNone ~= NoReg ifTrue: + [cogit PopR: simStackEntry registerOrNone. + ^self]. + self halt! Item was changed: ----- Method: CogRegisterAllocatingSimStackEntry>>reconcileWith: (in category 'compile abstract instructions') ----- + reconcileWith: targetEntry + "Make the state of the receiver, a stack entry at a backward jump, + the same as the corresponding simStackEntry at the target of the jump" + <var: #targetEntry type: #'targetEntry *'> + targetEntry liveRegister = NoReg ifTrue: + [^self]. + targetEntry type = SSConstant ifTrue: + [self assert: (type = SSConstant and: [constant = targetEntry constant]). - reconcileWith: simStackEntry - "Make the state of each simStackEntry, a stack entry along the non-inlined special selector path, - the same as the corresponding simStackEntry along the inlined path (the receiver)." - <var: #simStackEntry type: #'SimStackEntry *'> - type = SSConstant ifTrue: - [cogit AddCw: BytesPerWord R: SPReg. ^self]. liveRegister ~= NoReg ifTrue: + [liveRegister ~= targetEntry liveRegister ifTrue: + [cogit MoveR: liveRegister R: targetEntry liveRegister]. - [simStackEntry popToReg: liveRegister. ^self]. + type caseOf: { + [SSBaseOffset] -> [cogit MoveMw: offset r: register R: targetEntry liveRegister]. + [SSSpill] -> [cogit MoveMw: offset r: register R: targetEntry liveRegister]. + [SSConstant] -> [cogit genMoveConstant: constant R: targetEntry liveRegister]. + [SSRegister] -> [register ~= targetEntry liveRegister ifTrue: + [cogit MoveR: register R: targetEntry liveRegister]] }! - type = SSRegister ifTrue: - [simStackEntry popToReg: register. - ^self]. - self halt! Item was changed: ----- Method: CogRegisterAllocatingSimStackEntry>>storeToReg: (in category 'compile abstract instructions') ----- storeToReg: reg liveRegister ~= NoReg ifTrue: + [self deny: (type = SSRegister and: [register ~= liveRegister]). - [self deny: spilled. - self deny: (type = SSRegister and: [register ~= liveRegister]). reg ~= liveRegister ifTrue: [cogit MoveR: liveRegister R: reg] ifFalse: [cogit Label]] ifFalse: [type caseOf: { [SSBaseOffset] -> [cogit MoveMw: offset r: register R: reg]. [SSSpill] -> [cogit MoveMw: offset r: register R: reg]. [SSConstant] -> [cogit genMoveConstant: constant R: reg]. [SSRegister] -> [reg ~= register ifTrue: [cogit MoveR: register R: reg] ifFalse: [cogit Label]] }]. (reg ~= TempReg and: [reg ~= liveRegister and: [type ~= SSRegister]]) ifTrue: [liveRegister := reg. cogit copyLiveRegisterToCopiesOf: self]! Item was changed: ----- Method: RegisterAllocatingCogit class>>declareCVarsIn: (in category 'C translation') ----- declareCVarsIn: aCodeGen aCodeGen var: #scratchSimStack + type: #'SimStackEntry *'; - type: #'CogSimStackEntry *'; var: #scratchOptStatus type: #CogSSOptStatus! Item was added: + ----- Method: RegisterAllocatingCogit>>genJumpBackTo: (in category 'bytecode generator support') ----- + genJumpBackTo: targetBytecodePC + | nothingToFlush label | + <var: #label type: #'AbstractInstruction *'> + "If there's nothing to flush then the stack state at this point is the same as that after + the check for interrups and we can avoid generating the register reload code twice." + (nothingToFlush := simStackPtr < 0 or: [self ssTop spilled]) ifTrue: + [label := self Label]. + self reconcileRegisterStateForBackwardJoin: (self fixupAt: targetBytecodePC - initialPC). + self MoveAw: coInterpreter stackLimitAddress R: TempReg. + self CmpR: TempReg R: SPReg. "N.B. FLAGS := SPReg - TempReg" + self JumpAboveOrEqual: (self fixupAt: targetBytecodePC - initialPC). + + self ssFlushTo: simStackPtr. + self CallRT: ceCheckForInterruptTrampoline. + self annotateBytecode: self Label. + nothingToFlush + ifTrue: + [self Jump: label] + ifFalse: + [self reconcileRegisterStateForBackwardJoin: (self fixupAt: targetBytecodePC - initialPC). + self Jump: (self fixupAt: targetBytecodePC - initialPC)]. + deadCode := true. "can't fall through" + ^0! Item was changed: ----- Method: RegisterAllocatingCogit>>maybeCountFixup: (in category 'as yet unclassified') ----- maybeCountFixup: descriptor "Count needed fixups; descriptor is known to be a branch or a block creation." <var: #descriptor type: #'BytecodeDescriptor *'> <inline: true> + numFixups := numFixups + (descriptor isBranch - numFixups := numFixups + ((descriptor isBranchTrue or: [descriptor isBranchFalse]) ifTrue: + [((descriptor isBranchTrue or: [descriptor isBranchFalse]) + and: [prevBCDescriptor generator == #genSpecialSelectorEqualsEquals + or: [prevBCDescriptor generator == #genSpecialSelectorComparison]]) + ifTrue: [3] + ifFalse: [2]] "Forward branches only need one, but backward branches need two" + ifFalse: [1]) "blocks"! - [(prevBCDescriptor generator == #genSpecialSelectorEqualsEquals - or: [prevBCDescriptor generator == #genSpecialSelectorComparison]) - ifTrue: [3] - ifFalse: [2]] - ifFalse: [1])! Item was changed: ----- Method: RegisterAllocatingCogit>>mergeWithFixupIfRequired: (in category 'simulation stack') ----- mergeWithFixupIfRequired: fixup "If this bytecode has a fixup, some kind of merge needs to be done. There are 4 cases: 1) the bytecode has no fixup (fixup isNotAFixup) do nothing 2) the bytecode has a non merge fixup the fixup has needsNonMergeFixup. The code generating non merge fixup (currently only special selector code) is responsible for the merge so no need to do it. We set deadCode to false as the instruction can be reached from jumps. 3) the bytecode has a merge fixup, but execution flow *cannot* fall through to the merge point. the fixup has needsMergeFixup and deadCode = true. ignores the current simStack as it does not mean anything restores the simStack to the state the jumps to the merge point expects it to be. 4) the bytecode has a merge fixup and execution flow *can* fall through to the merge point. the fixup has needsMergeFixup and deadCode = false. flushes the stack to the stack pointer so the fall through execution path simStack is in the state the merge point expects it to be. restores the simStack to the state the jumps to the merge point expects it to be. In addition, if this is a backjump merge point, we patch the fixup to hold the current simStackPtr for later assertions." <var: #fixup type: #'BytecodeFixup *'> "case 1" fixup notAFixup ifTrue: [^ 0]. "case 2" fixup isNonMergeFixup ifTrue: [deadCode := false. ^ 0 ]. "cases 3 and 4" self assert: fixup isMergeFixup. self traceMerge: fixup. deadCode ifTrue: [simStackPtr := fixup simStackPtr] "case 3" ifFalse: [self mergeCurrentSimStackWith: fixup mergeSimStack]. "case 4" "cases 3 and 4" deadCode := false. + fixup isBackwardBranchFixup ifTrue: + [self assert: fixup mergeSimStack isNil. + self setMergeSimStackOf: fixup]. - fixup isBackwardBranchFixup ifTrue: [fixup simStackPtr: simStackPtr]. fixup targetInstruction: self Label. self assert: simStackPtr = fixup simStackPtr. self cCode: '' inSmalltalk: [self assert: fixup simStackPtr = (self debugStackPointerFor: bytecodePC)]. self restoreSimStackAtMergePoint: fixup. ^0! Item was changed: ----- Method: RegisterAllocatingCogit>>moveSimStackConstantsToRegisters (in category 'bytecode generator support') ----- moveSimStackConstantsToRegisters <inline: true> + <var: #desc type: #'SimStackEntry *'> + self flag: 'I think this should be done at the merge point if required. e.g. self at: 1 put: (expr ifTrue: [a] ifFalse: [b]) does not need to assign'. (simSpillBase max: 0) to: simStackPtr do: + [:i| | desc reg | + desc := self simStackAt: i. + (desc type = SSConstant and: [desc liveRegister = NoReg]) ifTrue: + [reg := self allocateRegNotConflictingWith: 0. + reg ~= NoReg ifTrue: + [desc storeToReg: reg]]]! - [:i| - | desc | - desc := self simStackAt: i. - (desc type = SSConstant and: [desc liveRegister = NoReg]) - ifTrue: [ desc storeToReg: (self allocateRegNotConflictingWith: 0) ] ]! Item was added: + ----- Method: RegisterAllocatingCogit>>reconcileRegisterStateForBackwardJoin: (in category 'bytecode generator support') ----- + reconcileRegisterStateForBackwardJoin: fixup + <var: #fixup type: #'SSBytecodeFixup *'> + | fixupSimStack | + <var: #fixupSimStack type: #'SimStackEntry *'> + self assert: (optStatus ssEntry isSameEntryAs: simSelf). + fixup isReceiverResultRegSelf ifTrue: + [optStatus isReceiverResultRegLive ifFalse: + [optStatus ssEntry storeToReg: ReceiverResultReg]]. + fixupSimStack := fixup mergeSimStack. + simStackPtr to: 0 by: -1 do: + [:i| + self assert: (self simStackAt: i) spilled. + (self simStackAt: i) reconcileWith: (fixupSimStack at: i)]! Item was changed: ----- Method: RegisterAllocatingCogit>>reconcileRegisterStateForJoinAfterSpecialSelectorSend (in category 'bytecode generator support') ----- reconcileRegisterStateForJoinAfterSpecialSelectorSend "When the control flow from the inlined special selector code (e.g. add or comparison) joins the control flow from the send, taken when the inlined code fails, we should decide whether to reload any registers known to contain useful values or mark them as dead." "If ReceiverResultReg is live along the inlined path, and is used before the next full send, reload it on the uncommon path." scratchOptStatus isReceiverResultRegLive ifTrue: [(self existsInstVarRefBeforeSendOrReturn or: [self receiverRefOnScratchSimStack]) ifTrue: [optStatus isReceiverResultRegLive: true. optStatus ssEntry storeToReg: ReceiverResultReg] ifFalse: [optStatus isReceiverResultRegLive: false]]. "Restore the simStack to that in scratchSimStack, popping any spilled state back into allocated registers." simSpillBase := scratchSpillBase. simStackPtr to: 0 by: -1 do: [:i| self assert: (i = simStackPtr ifTrue: [(self simStackAt: i) type = SSRegister] ifFalse: [(self simStackAt: i) spilled]). (self addressOf: (scratchSimStack at: i)) spilled ifTrue: [self assert: ((scratchSimStack at: i) isSameEntryAs: (self simStackAt: i)). ^self]. + (self simStackAt: i) reconcilePoppingWith: (self addressOf: (scratchSimStack at: i)). - (self addressOf: (scratchSimStack at: i)) reconcileWith: (self simStackAt: i). simStack at: i put: (self cCode: [scratchSimStack at: i] inSmalltalk: [(scratchSimStack at: i) copy])]! Item was changed: ----- Method: RegisterAllocatingCogit>>setMergeSimStackOf: (in category 'bytecode generator support') ----- setMergeSimStackOf: fixup <var: #fixup type: #'BytecodeFixup *'> self assert: nextFixup <= numFixups. self moveSimStackConstantsToRegisters. self cCode: [fixup mergeSimStack: mergeSimStacksBase + (nextFixup * self simStackSlots * (self sizeof: CogSimStackEntry))]. + fixup + simStackPtr: simStackPtr; + isReceiverResultRegSelf: optStatus isReceiverResultRegLive. - fixup simStackPtr: simStackPtr. nextFixup := nextFixup + 1. self cCode: [self mem: fixup mergeSimStack cp: simStack y: self simStackSlots * (self sizeof: CogSimStackEntry)] inSmalltalk: [fixup mergeSimStack: self copySimStack]! Item was changed: ----- Method: StackToRegisterMappingCogit>>scanMethod (in category 'compile abstract instructions') ----- scanMethod "Scan the method (and all embedded blocks) to determine - what the last bytecode is; extra bytes at the end of a method are used to encode things like source pointers or temp names - if the method needs a frame or not - what are the targets of any backward branches. - how many blocks it creates Answer the block count or on error a negative error code" | latestContinuation nExts descriptor pc numBlocks distance targetPC framelessStackDelta seenInstVarStore | <var: #descriptor type: #'BytecodeDescriptor *'> needsFrame := useTwoPaths := seenInstVarStore := false. LowcodeVM ifTrue: [ hasNativeFrame := false ]. self maybeInitNumFixups. self maybeInitNumCounters. prevBCDescriptor := nil. NewspeakVM ifTrue: [numIRCs := 0]. (primitiveIndex > 0 and: [coInterpreter isQuickPrimitiveIndex: primitiveIndex]) ifTrue: [^0]. pc := latestContinuation := initialPC. numBlocks := framelessStackDelta := nExts := extA := extB := 0. [pc <= endPC] whileTrue: [byte0 := (objectMemory fetchByte: pc ofObject: methodObj) + bytecodeSetOffset. descriptor := self generatorAt: byte0. descriptor isExtension ifTrue: [descriptor opcode = Nop ifTrue: "unknown bytecode tag; see Cogit class>>#generatorTableFrom:" [^EncounteredUnknownBytecode]. self loadSubsequentBytesForDescriptor: descriptor at: pc. self perform: descriptor generator]. (descriptor isReturn and: [pc >= latestContinuation]) ifTrue: [endPC := pc]. needsFrame ifFalse: [(descriptor needsFrameFunction isNil or: [self perform: descriptor needsFrameFunction with: framelessStackDelta]) ifTrue: ["With immutability we win simply by avoiding a frame build if the receiver is young and not immutable." self cppIf: IMMUTABILITY ifTrue: [descriptor is1ByteInstVarStore ifTrue: [useTwoPaths := true] ifFalse: [needsFrame := true. useTwoPaths := false]] ifFalse: [needsFrame := true. useTwoPaths := false]] ifFalse: [framelessStackDelta := framelessStackDelta + descriptor stackDelta. "Without immutability we win if there are two or more stores and the receiver is new." self cppIf: IMMUTABILITY ifTrue: [] ifFalse: [descriptor is1ByteInstVarStore ifTrue: [seenInstVarStore ifTrue: [useTwoPaths := true] ifFalse: [seenInstVarStore := true]]]]]. descriptor isBranch ifTrue: [distance := self spanFor: descriptor at: pc exts: nExts in: methodObj. targetPC := pc + descriptor numBytes + distance. + self maybeCountFixup: descriptor. (self isBackwardBranch: descriptor at: pc exts: nExts in: methodObj) ifTrue: [self initializeFixupAt: targetPC - initialPC] ifFalse: [latestContinuation := latestContinuation max: targetPC. - self maybeCountFixup: descriptor. self maybeCountCounter]]. descriptor isBlockCreation ifTrue: [numBlocks := numBlocks + 1. distance := self spanFor: descriptor at: pc exts: nExts in: methodObj. targetPC := pc + descriptor numBytes + distance. latestContinuation := latestContinuation max: targetPC. self maybeCountFixup: descriptor]. NewspeakVM ifTrue: [descriptor hasIRC ifTrue: [numIRCs := numIRCs + 1]]. pc := pc + descriptor numBytes. nExts := descriptor isExtension ifTrue: [nExts + 1] ifFalse: [extA := extB := 0]. prevBCDescriptor := descriptor]. ^numBlocks!

1 0

VM Maker: VMMaker.oscog-eem.2009.mcz
by commits＠source.squeak.org 29 Nov '16

29 Nov '16

Eliot Miranda uploaded a new version of VMMaker to project VM Maker: http://source.squeak.org/VMMaker/VMMaker.oscog-eem.2009.mcz ==================== Summary ==================== Name: VMMaker.oscog-eem.2009 Author: eem Time: 29 November 2016, 8:55:28.07135 am UUID: c9c58171-fdba-44a6-82ad-292292746622 Ancestors: VMMaker.oscog-eem.2008 RegisterAllocatingCogit: Fix liveRegisters to scan entire stack, not just from spillBase. Add intelligence to genStorePop:TemporaryVariable: to avoid writing through a register. =============== Diff against VMMaker.oscog-eem.2008 =============== Item was changed: ----- Method: RegisterAllocatingCogit>>genStorePop:TemporaryVariable: (in category 'bytecode generator support') ----- genStorePop: popBoolean TemporaryVariable: tempIndex <inline: false> + | srcRegOrNone destReg | - | reg | self ssFlushUpThroughTemporaryVariable: tempIndex. + "To avoid a stall writing through destReg, remember srcReg before the potential ssPop: 1 in ssStorePop:toReg:" + srcRegOrNone := self ssTop registerOrNone. "ssStorePop:toPreferredReg: will allocate a register, and indeed may allocate ReceiverResultReg if, for example, the ssEntry to be popped is already in ReceiverResultReg (as the result of a send). ReceiverResultReg is not a good choice for a temporary variable; it has other uses. So if the ssEntry at top of stack has ReceiverResultReg as its live variable, try and allocate an alternative." ((self ssTop registerMaskOrNone anyMask: self registerMaskUndesirableForTempVars) + and: [(destReg := self availableRegOrNoneNotConflictingWith: (self registerMaskUndesirableForTempVars bitOr: self liveRegisters)) ~= NoReg]) + ifTrue: [self ssStorePop: popBoolean toReg: destReg] + ifFalse: [destReg := self ssStorePop: popBoolean toPreferredReg: TempReg]. + self MoveR: (srcRegOrNone ~= NoReg ifTrue: [srcRegOrNone] ifFalse: [destReg]) - and: [(reg := self availableRegOrNoneNotConflictingWith: self registerMaskUndesirableForTempVars) ~= NoReg]) - ifTrue: [self ssStorePop: popBoolean toReg: reg] - ifFalse: [reg := self ssStorePop: popBoolean toPreferredReg: TempReg]. - self MoveR: reg Mw: (self frameOffsetOfTemporary: tempIndex) r: FPReg. + destReg ~= TempReg ifTrue: + [(self simStackAt: tempIndex) liveRegister: destReg. - reg ~= TempReg ifTrue: - [(self simStackAt: tempIndex) liveRegister: reg. self copyLiveRegisterToCopiesOf: (self simStackAt: tempIndex)]. ^0! Item was added: + ----- Method: RegisterAllocatingCogit>>liveRegisters (in category 'simulation stack') ----- + liveRegisters + | regsSet | + regsSet := 0. + 0 to: simStackPtr do: + [:i| + regsSet := regsSet bitOr: (self simStackAt: i) registerMask]. + LowcodeVM ifTrue: + [(simNativeSpillBase max: 0) to: simNativeStackPtr do: + [:i| + regsSet := regsSet bitOr: (self simNativeStackAt: i) nativeRegisterMask]]. + ^regsSet!

1 0

[OpenSmalltalk/opensmalltalk-vm] 21b488: Change a few unix build files from dos to unix lin...
by GitHub 29 Nov '16

29 Nov '16

Branch: refs/heads/Cog Home: https://github.com/OpenSmalltalk/opensmalltalk-vm Commit: 21b488e00c991284c8e81835f377107dafd77233 https://github.com/OpenSmalltalk/opensmalltalk-vm/commit/21b488e00c991284c8… Author: Eliot Miranda <eliot.miranda(a)gmail.com> Date: 2016-11-29 (Tue, 29 Nov 2016) Changed paths: M build.linux32ARMv6/newspeak.cog.spur/plugins.ext M build.linux32ARMv6/newspeak.stack.spur/plugins.ext M build.linux32x86/newspeak.cog.spur/plugins.ext M build.linux32x86/newspeak.sista.spur/plugins.ext M build.linux32x86/newspeak.stack.spur/plugins.ext M build.linux32x86/nsnac.cog.spur/plugins.ext M build.linux64x64/newspeak.cog.spur/plugins.ext M build.linux64x64/newspeak.sista.spur/plugins.ext M build.linux64x64/newspeak.stack.spur/plugins.ext M build.linux64x64/nsnac.cog.spur/plugins.ext Log Message: ----------- Change a few unix build files from dos to unix lineends

1 0

[OpenSmalltalk/opensmalltalk-vm] 68b8d0: restore libgit2 v0.23 for win32 (temporary)
by GitHub 29 Nov '16

29 Nov '16

Branch: refs/heads/Cog Home: https://github.com/OpenSmalltalk/opensmalltalk-vm Commit: 68b8d006c7d72878dc0ca742d565631c7ec83893 https://github.com/OpenSmalltalk/opensmalltalk-vm/commit/68b8d006c7d72878dc… Author: Esteban Lorenzano <estebanlm(a)gmail.com> Date: 2016-11-25 (Fri, 25 Nov 2016) Changed paths: M build.win32x86/third-party/libgit2/Makefile.lib Log Message: ----------- restore libgit2 v0.23 for win32 (temporary) Commit: 69dccb55dcb484033f9774f41124e567c57d066b https://github.com/OpenSmalltalk/opensmalltalk-vm/commit/69dccb55dcb484033f… Author: Esteban Lorenzano <estebanlm(a)gmail.com> Date: 2016-11-28 (Mon, 28 Nov 2016) Changed paths: M build.linux32ARMv6/third-party/libgit2/Makefile.lib M build.linux32x86/third-party/libgit2/Makefile.lib M build.linux64x64/third-party/libgit2/Makefile.lib Log Message: ----------- restore libgit2 v0.23 for all linux Commit: 29d76fbc88fc52920e933fea89198474ea474e60 https://github.com/OpenSmalltalk/opensmalltalk-vm/commit/29d76fbc88fc52920e… Author: Esteban Lorenzano <estebanlm(a)gmail.com> Date: 2016-11-28 (Mon, 28 Nov 2016) Changed paths: M .travis_build.sh M build.win64x64/common/Makefile M platforms/Cross/plugins/SqueakFFIPrims/sqFFI.h M platforms/Mac OS/plugins/SqueakFFIPrims/ppc-darwin-Carbon-UI.c M platforms/Mac OS/plugins/SqueakFFIPrims/sqMacFFIPPC.c M platforms/Mac OS/plugins/SqueakFFIPrims/sqMacIntel-Win32.c M platforms/Mac OS/plugins/SqueakFFIPrims/x86-sysv-MacIntel.c M platforms/iOS/plugins/SqueakFFIPrims/dummyFFI.c M platforms/iOS/vm/iPhone/plugins/SqueakFFIPrims/dummyFFI.c M platforms/unix/plugins/LocalePlugin/sqUnixLocale.c M platforms/unix/plugins/SqueakFFIPrims/any-libffi.c M platforms/unix/plugins/SqueakFFIPrims/ppc-darwin.c M platforms/unix/plugins/SqueakFFIPrims/ppc-sysv.c M platforms/unix/plugins/SqueakFFIPrims/x86-sysv.c M platforms/win32/plugins/SqueakFFIPrims/sqWin32FFI.c Log Message: ----------- Merge branch 'Cog' of github.com:OpenSmalltalk/opensmalltalk-vm into merge-with-pharo Commit: 9732bbfdde1045b1d37cbe6fe2ee81b5daf3b75e https://github.com/OpenSmalltalk/opensmalltalk-vm/commit/9732bbfdde1045b1d3… Author: Esteban Lorenzano <estebanlm(a)gmail.com> Date: 2016-11-29 (Tue, 29 Nov 2016) Changed paths: M build.linux32ARMv6/third-party/libgit2/Makefile.lib M build.linux32x86/third-party/libgit2/Makefile.lib M build.linux64x64/third-party/libgit2/Makefile.lib M build.win32x86/third-party/libgit2/Makefile.lib Log Message: ----------- Merge pull request #104 from estebanlm/merge-with-pharo go back to version 0.23 of libgit2 (migration is not done) Compare: https://github.com/OpenSmalltalk/opensmalltalk-vm/compare/662dc144a946...97…

1 0

Jump to page:

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

2014

2013

2012

2011

2010

2009

2008

2007

2006

2005

Vm-dev November 2016