Vm-dev November 2019

vm-dev@lists.squeakfoundation.org

19 participants
178 discussions

[OpenSmalltalk/opensmalltalk-vm] 1e59bb: Bludgeon gdb-8.3.1 into a state where its endianne...
by Eliot Miranda 20 Nov '19

20 Nov '19

Branch: refs/heads/Cog Home: https://github.com/OpenSmalltalk/opensmalltalk-vm Commit: 1e59bb39406f31e956f25208e935e2711f85ff80 https://github.com/OpenSmalltalk/opensmalltalk-vm/commit/1e59bb39406f31e956… Author: Eliot Miranda <eliot.miranda(a)gmail.com> Date: 2019-11-19 (Tue, 19 Nov 2019) Changed paths: M build.linux32x86/gdbarm32/conf.COG M build.linux64x64/gdbarm32/conf.COG M build.linux64x64/gdbarm64/conf.COG M build.macos32x86/gdbarm32/conf.COG M build.macos64x64/gdbarm32/conf.COG M build.macos64x64/gdbarm64/conf.COG M platforms/Cross/plugins/GdbARMv8Plugin/sqGdbARMv8Plugin.c M processors/ARM/gdb-8.3.1/sim/common/sim-config.c Log Message: ----------- Bludgeon gdb-8.3.1 into a state where its endianness can be predetermined. predetermine the endianness in all gdbarm library builds. Fix the CU to answer and resetting of the CPU in sqGdbARMv8Plugin.c. [ci skip]

1 0

VM Maker: Cog-eem.363.mcz
by commits＠source.squeak.org 20 Nov '19

20 Nov '19

Eliot Miranda uploaded a new version of Cog to project VM Maker: http://source.squeak.org/VMMaker/Cog-eem.363.mcz ==================== Summary ==================== Name: Cog-eem.363 Author: eem Time: 19 November 2019, 3:04:32.859878 pm UUID: 89357401-72b6-406a-9fa5-4c782990aff0 Ancestors: Cog-eem.362 Get GdbARMv8Alien[64] to an instantiable and printable state. Clean up pronting of the CogProcessorAliens. =============== Diff against Cog-eem.362 =============== Item was removed: - ----- Method: BochsIA32Alien>>registerAt: (in category 'accessing') ----- - registerAt: index - ^self perform: (#(eax ecx edx ebx esp ebp esi edi) at: index + 1)! Item was changed: + ----- Method: BochsIA32Alien>>reset (in category 'processor setup') ----- - ----- Method: BochsIA32Alien>>reset (in category 'execution') ----- reset self primitiveResetCPU. "Enable SSE extensions by setting the OSFXSR (Operating System FXSAVE/FXRSTOR Support) bit" self cr4: (self cr4 bitOr: 1 << 9)! Item was changed: + ----- Method: BochsX64Alien>>reset (in category 'processor setup') ----- - ----- Method: BochsX64Alien>>reset (in category 'primitives') ----- reset self primitiveResetCPU. "Enable SSE extensions by setting the OSFXSR (Operating System FXSAVE/FXRSTOR Support) bit" self cr4: (self cr4 bitOr: 1 << 9)! Item was added: + ----- Method: CogProcessorAlien>>printElementsOn:separatedBy: (in category 'printing') ----- + printElementsOn: aStream separatedBy: separator + "Hack; we simply ignore the separator." + self printRegistersOn: aStream! Item was added: + ----- Method: CogProcessorAlien>>printOn: (in category 'printing') ----- + printOn: aStream + "Append a sequence of characters that identify the receiver to aStream." + + self printNameOn: aStream. + self printRegistersOn: aStream! Item was added: + ----- Method: CogProcessorAlien>>registerAt: (in category 'accessing-abstract') ----- + registerAt: index + ^self perform: (self registerStateGetters at: index + 1)! Item was added: + ----- Method: CogProcessorAlien>>registerAt:put: (in category 'accessing-abstract') ----- + registerAt: index put: aValue + ^self perform: (self registerStateSetters at: index + 1) with: aValue! Item was removed: - ----- Method: GdbARMAlien>>printOn: (in category 'printing') ----- - printOn: aStream - | first | - first := true. - aStream nextPutAll: 'an ARMAlien ('. - self registerState with: self registerStateGetters do: [ :state :getter | - first - ifTrue: [first := false] - ifFalse: [aStream << ', ']. - getter first = $d - ifTrue: - [aStream - << getter << ': ' - << (Float fromIEEE64BitWord: state)] - ifFalse: - [getter == #eflags - ifTrue: - [aStream - << 'NZCVIF: ' - << (state printStringBase: 2 length: 6 padded: true)] - ifFalse: - [aStream - << getter << ': ' - << (state printStringBase: 16)]]]! Item was removed: - ----- Method: GdbARMAlien>>registerAt: (in category 'accessing') ----- - registerAt: index - ^self perform: (self registerStateGetters at: index + 1)! Item was changed: + ----- Method: GdbARMAlien>>reset (in category 'processor setup') ----- - ----- Method: GdbARMAlien>>reset (in category 'accessing') ----- reset self priorPc: 0; primitiveResetCPU! Item was changed: CogProcessorAlien variableByteSubclass: #GdbARMv8Alien instanceVariableNames: '' + classVariableNames: 'BadCPUInstance ExecutionError InstructionPrefetchError MemorBoundsError NoError PanicError SomethingLoggedError UnsupportedOperationError' - classVariableNames: '' poolDictionaries: '' category: 'Cog-Processors'! Item was added: + ----- Method: GdbARMv8Alien class>>dataSize (in category 'instance creation') ----- + dataSize + ^2280! Item was added: + ----- Method: GdbARMv8Alien class>>implementationClass (in category 'instance creation') ----- + implementationClass + ^Smalltalk wordSize = 8 ifTrue: [GdbARMv8Alien64] ifFalse: [self]! Item was added: + ----- Method: GdbARMv8Alien class>>initialize (in category 'class initialization') ----- + initialize + "GdbARMv8Alien initialize" + + "Return errors from GdbARMv8Plugin.h" + NoError := 0. + ExecutionError := 1. + BadCPUInstance := 2. + MemorBoundsError := 3. + "MemoryWriteBoundsError := 4." + InstructionPrefetchError := 5. + PanicError := 6. + UnsupportedOperationError := 7. + SomethingLoggedError := 8! Item was added: + ----- Method: GdbARMv8Alien class>>primitiveNewCPU (in category 'primitives') ----- + primitiveNewCPU + "Answer the address of a new struct sim_spu instance (see processors/ARM/gdb-8.3.1/sim/aarch64/sim_main.h)." + <primitive: 'primitiveNewCPU' module: 'GdbARMv8Plugin'> + ^self primitiveFailed! Item was added: + ----- Method: GdbARMv8Alien>>primitiveDisassembleAt:inMemory: (in category 'primitives') ----- + primitiveDisassembleAt: address inMemory: memoryArray "<Bitmap|ByteArray>" + "Answer an Array of the size and the disassembled code string for the instruction at the current instruction pointer in memory." + <primitive: 'primitiveDisassembleAtInMemory' module: 'GdbARMv8Plugin'> + ^self primitiveFailed! Item was added: + ----- Method: GdbARMv8Alien>>primitiveErrorAndLog (in category 'primitives') ----- + primitiveErrorAndLog + "Answer an array of the current error code and log contents" + <primitive: 'primitiveErrorAndLog' module: 'GdbARMv8Plugin'> + ^self primitiveFailed! Item was added: + ----- Method: GdbARMv8Alien>>primitiveFlushICacheFrom:To: (in category 'primitives') ----- + primitiveFlushICacheFrom: startAddress "<Integer>" To: endAddress "<Integer>" + "Flush the icache in the requested range" + <primitive: 'primitiveFlushICacheFromTo' module: 'GdbARMv8Plugin'> + ^self primitiveFailed! Item was added: + ----- Method: GdbARMv8Alien>>primitiveResetCPU (in category 'primitives') ----- + primitiveResetCPU + "Reset the receiver to registers all zero, and protected 32-bit mode." + <primitive: 'primitiveResetCPU' module: 'GdbARMv8Plugin'> + ^self reportPrimitiveFailure! Item was added: + ----- Method: GdbARMv8Alien>>primitiveRunInMemory:minimumAddress:maximumAddress:readOnlyBelow: (in category 'primitives') ----- + primitiveRunInMemory: memoryArray "<Bitmap|ByteArray>" minimumAddress: minimumAddress "<Integer>" maximumAddress: maximimAddress "<Integer>" readOnlyBelow: minimumWritableAddress "<Integer>" + "Run the receiver using the argument as the store. Origin the argument at 0. i.e. the first byte of the + memoryArray is address 0. Make addresses below minimumAddress illegal. Convert out-of-range + calls, jumps and memory read/writes into ProcessorSimulationTrap signals." + <primitive: 'primitiveRunInMemoryMinAddressMaxAddressReadWrite' module: 'GdbARMv8Plugin' error: ec> + ^ec == #'inappropriate operation' + ifTrue: [self handleExecutionPrimitiveFailureIn: memoryArray + minimumAddress: minimumAddress] + ifFalse: [self reportPrimitiveFailure] + + "self printRegistersOn: Transcript"! Item was added: + ----- Method: GdbARMv8Alien>>primitiveRunInMemory:minimumAddress:readOnlyBelow: (in category 'primitives') ----- + primitiveRunInMemory: memoryArray "<Bitmap|ByteArray>" minimumAddress: minimumAddress "<Integer>" readOnlyBelow: minimumWritableAddress "<Integer>" + "Run the receiver using the argument as the store. Origin the argument at 0. i.e. the first byte of the + memoryArray is address 0. Make addresses below minimumAddress illegal. Convert out-of-range + calls, jumps and memory read/writes into ProcessorSimulationTrap signals. + Note that minWriteMaxExecAddress is both the minimum writeable address AND the maximum executable address" + <primitive: 'primitiveRunInMemoryMinimumAddressReadWrite' module: 'GdbARMv8Plugin' error: ec> + ^ec == #'inappropriate operation' + ifTrue: [self handleExecutionPrimitiveFailureIn: memoryArray + minimumAddress: minimumAddress] + ifFalse: [self reportPrimitiveFailure] + + "self printRegistersOn: Transcript"! Item was added: + ----- Method: GdbARMv8Alien>>primitiveSingleStepInMemory:minimumAddress:maximumAddress:readOnlyBelow: (in category 'primitives') ----- + primitiveSingleStepInMemory: memoryArray "<Bitmap|ByteArray>" minimumAddress: minimumAddress "<Integer>" maximumAddress: maximimAddress "<Integer>" readOnlyBelow: minimumWritableAddress "<Integer>" + "Single-step the receiver using the argument as the store. Origin the argument at 0. i.e. the first byte of the + memoryArray is address 0. Make addresses below minimumAddress illegal. Convert out-of-range + calls, jumps and memory read/writes into ProcessorSimulationTrap signals." + <primitive: 'primitiveSingleStepInMemoryMinAddressMaxAddressReadWrite' module: 'GdbARMv8Plugin' error: ec> + ^ec == #'inappropriate operation' + ifTrue: [self handleExecutionPrimitiveFailureIn: memoryArray + minimumAddress: minimumAddress] + ifFalse: [self reportPrimitiveFailure]! Item was added: + ----- Method: GdbARMv8Alien>>primitiveSingleStepInMemory:minimumAddress:readOnlyBelow: (in category 'primitives') ----- + primitiveSingleStepInMemory: memoryArray "<Bitmap|ByteArray>" minimumAddress: minimumAddress "<Integer>" readOnlyBelow: minimumWritableAddress "<Integer>" + "Single-step the receiver using the argument as the store. Origin the argument at 0. i.e. the first byte of the + memoryArray is address 0. Make addresses below minimumAddress illegal. Convert out-of-range + calls, jumps and memory read/writes into ProcessorSimulationTrap signals." + <primitive: 'primitiveSingleStepInMemoryMinimumAddressReadWrite' module: 'GdbARMv8Plugin' error: ec> + ^ec == #'inappropriate operation' + ifTrue: [self handleExecutionPrimitiveFailureIn: memoryArray + minimumAddress: minimumAddress] + ifFalse: [self reportPrimitiveFailure]! Item was added: + ----- Method: GdbARMv8Alien>>printFields:inRegisterState:on: (in category 'printing') ----- + printFields: fields inRegisterState: registerStateVector on: aStream + | rsvs | + aStream ensureCr. + rsvs := registerStateVector readStream. + fields withIndexDo: + [:sym :index| | val | + sym = #cr + ifTrue: [aStream cr] + ifFalse: + [(val := rsvs next) isNil ifTrue: [^self]. + aStream nextPutAll: sym; nextPut: $:; space. + val printOn: aStream base: 16 length: 16 padded: true. + #eflags == sym + ifTrue: + [aStream space. + "'FIVCZN'"'--VCZN' withIndexDo: + [:flag :bitIndex| + flag ~= $- ifTrue: + [aStream nextPut: flag; nextPutAll: 'F='; print: (val bitAnd: 1 << (bitIndex - 1)) >> (bitIndex - 1); space]]] + ifFalse: + [val > 16 ifTrue: + [aStream space; nextPut: $(. + val printOn: aStream base: 10 length: 1 padded: false. + aStream nextPut: $)]]. + (fields at: index + 1) ~~ #cr ifTrue: + [aStream tab]]]! Item was added: + ----- Method: GdbARMv8Alien>>printRegisterState:on: (in category 'printing') ----- + printRegisterState: registerStateVector on: aStream + self printFields: #( r0 r1 r2 r3 cr + r4 r5 r6 r7 cr + r8 r9 r10 r11 cr + r12 r13 r14 r15 cr + r16 r17 r18 r19 cr + r20 r21 r22 r23 cr + r24 r25 r26 r27 cr + r28 fp lr sp cr + d0 d1 d2 d3 cr + d4 d5 d6 d7 cr + d8 d9 d10 d11 cr + d12 d13 d14 d15 cr + d16 d17 d18 d19 cr + d20 d21 d22 d23 cr + d24 d25 d26 d27 cr + d28 d29 d30 d31 cr + pc cr) + inRegisterState: registerStateVector + on: aStream! Item was added: + ----- Method: GdbARMv8Alien>>registerState (in category 'accessing-abstract') ----- + registerState + ^{ self r0. self r1. self r2. self r3. self r4. self r5. self r6. self r7. + self r8. self r9. self r10. self r11. self r12. self r13. self r14. self r15. + self r16. self r17. self r18. self r19. self r20. self r21. self r22. self r23. + self r24. self r25. self r26. self r27. self r28. self fp. self lr. self sp. + self d0. self d1. self d2. self d3. self d4. self d5. self d6. self d7. + self d8. self d9. self d10. self d11. self d12. self d13. self d14. self d15. + self d16. self d17. self d18. self d19. self d20. self d21. self d22. self d23. + self d24. self d25. self d26. self d27. self d28. self d29. self d30. self d31. + self pc }! Item was added: + ----- Method: GdbARMv8Alien>>registerStateGetters (in category 'accessing') ----- + registerStateGetters + ^#(r0 r1 r2 r3 r4 r5 r6 r7 + r8 r9 r10 r11 r12 r13 r14 r15 + r16 r17 r18 r19 r20 r21 r22 r23 + r24 r25 r26 r27 r28 fp lr sp + d0 d1 d2 d3 d4 d5 d6 d7 + d8 d9 d10 d11 d12 d13 d14 d15 + d16 d17 d18 d19 d20 d21 d22 d23 + d24 d25 d26 d27 d28 d29 d30 d31 + pc)! Item was added: + ----- Method: GdbARMv8Alien>>registerStateSetters (in category 'accessing') ----- + registerStateSetters + ^#(r0: r1: r2: r3: r4: r5: r6: r7: + r8: r9: r10: r11: r12: r13: r14: r15: + r16: r17: r18: r19: r20: r21: r22: r23: + r24: r25: r26: r27: r28: fp: lr: sp: + d0: d1: d2: d3: d4: d5: d6: d7: + d8: d9: d10: d11: d12: d13: d14: d15: + d16: d17: d18: d19: d20: d21: d22: d23: + d24: d25: d26: d27: d28: d29: d30: d31: + pc:)! Item was added: + ----- Method: GdbARMv8Alien>>reset (in category 'processor setup') ----- + reset + self primitiveResetCPU!

1 0

[OpenSmalltalk/opensmalltalk-vm] 68d1ce: Get the GdbARMv8Plugin to compile. Pre testing ch...
by Eliot Miranda 19 Nov '19

19 Nov '19

Branch: refs/heads/Cog Home: https://github.com/OpenSmalltalk/opensmalltalk-vm Commit: 68d1ce56a21a997c3873089523569628b38346f6 https://github.com/OpenSmalltalk/opensmalltalk-vm/commit/68d1ce56a21a997c38… Author: Eliot Miranda <eliot.miranda(a)gmail.com> Date: 2019-11-19 (Tue, 19 Nov 2019) Changed paths: M build.macos64x64/gdbarm64/makeem M build.macos64x64/squeak.cog.spur/plugins.ext M platforms/Cross/plugins/GdbARMv8Plugin/GdbARMv8Plugin.h M platforms/Cross/plugins/GdbARMv8Plugin/sqGdbARMv8Plugin.c M platforms/iOS/plugins/GdbARMv8Plugin/Makefile M processors/ARM/gdb-8.3.1/sim/aarch64/simulator.c M processors/ARM/gdb-8.3.1/sim/aarch64/simulator.h M src/plugins/BochsIA32Plugin/BochsIA32Plugin.c M src/plugins/BochsX64Plugin/BochsX64Plugin.c M src/plugins/GdbARMPlugin/GdbARMPlugin.c M src/plugins/GdbARMv8Plugin/GdbARMv8Plugin.c Log Message: ----------- Get the GdbARMv8Plugin to compile. Pre testing check-in. [ci skip]

1 0

VM Maker: Cog-eem.362.mcz
by commits＠source.squeak.org 19 Nov '19

19 Nov '19

Eliot Miranda uploaded a new version of Cog to project VM Maker: http://source.squeak.org/VMMaker/Cog-eem.362.mcz ==================== Summary ==================== Name: Cog-eem.362 Author: eem Time: 19 November 2019, 10:40:17.891265 am UUID: 56b23f69-de8f-4323-b39d-62264bcb85f0 Ancestors: Cog-eem.361 Fix a slip setting up prevInterruptCheckChain. =============== Diff against Cog-eem.361 =============== Item was changed: ----- Method: ProcessorSimulatorPlugin>>primitiveRunInMemory:minimumAddress:maximumAddress:readOnlyBelow: (in category 'primitives') ----- "cpuAlien <BochsIA32|X86Alien>" primitiveRunInMemory: memory "<Bitmap|ByteArray|WordArray>" minimumAddress: minAddress "<Integer>" maximumAddress: maxAddress "<Integer>" readOnlyBelow: minWriteMaxExecAddress "<Integer>" "Run the cpu using the first argument as the memory and the following arguments defining valid addresses, running until it halts or hits an exception." | cpuAlien cpu memorySize maybeErr | <var: #cpu type: #'void *'> cpuAlien := self primitive: #primitiveRunInMemoryMinAddressMaxAddressReadWrite parameters: #(WordsOrBytes Unsigned Unsigned Unsigned) receiver: #Oop. (cpu := self cCoerceSimple: (self startOfData: cpuAlien) to: #'void *') = 0 ifTrue: [^interpreterProxy primitiveFailFor: PrimErrBadReceiver]. + "Add forceStopOnInterrupt to the interrupt check chain. It is our responsibility to + chain calls, hence we remember any previous client in prevInterruptCheckChain." prevInterruptCheckChain := interpreterProxy setInterruptCheckChain: #forceStopOnInterrupt asSymbol. prevInterruptCheckChain = #forceStopOnInterrupt asSymbol ifTrue: + [prevInterruptCheckChain := 0]. - [prevInterruptCheckChain = 0]. memorySize := interpreterProxy byteSizeOf: memory cPtrAsOop. maybeErr := self runCPU: cpu In: memory Size: (memorySize min: maxAddress) MinAddressRead: minAddress Write: minWriteMaxExecAddress. interpreterProxy setInterruptCheckChain: prevInterruptCheckChain. maybeErr ~= 0 ifTrue: [^interpreterProxy primitiveFailFor: PrimErrInappropriate]. ^cpuAlien! Item was changed: ----- Method: ProcessorSimulatorPlugin>>primitiveRunInMemory:minimumAddress:readOnlyBelow: (in category 'primitives') ----- "cpuAlien <BochsIA32|X86Alien>" primitiveRunInMemory: memory "<Bitmap|ByteArray|WordArray>" minimumAddress: minAddress "<Integer>" readOnlyBelow: minWriteMaxExecAddress "<Integer>" "Run the cpu using the first argument as the memory and the following arguments defining valid addresses, running until it halts or hits an exception." | cpuAlien cpu maybeErr | <var: #cpu type: #'void *'> cpuAlien := self primitive: #primitiveRunInMemoryMinimumAddressReadWrite parameters: #(WordsOrBytes Unsigned Unsigned) receiver: #Oop. (cpu := self cCoerceSimple: (self startOfData: cpuAlien) to: #'void *') = 0 ifTrue: [^interpreterProxy primitiveFailFor: PrimErrBadReceiver]. prevInterruptCheckChain := interpreterProxy setInterruptCheckChain: #forceStopOnInterrupt asSymbol. prevInterruptCheckChain = #forceStopOnInterrupt asSymbol ifTrue: + [prevInterruptCheckChain := 0]. - [prevInterruptCheckChain = 0]. maybeErr := self runCPU: cpu In: memory Size: (interpreterProxy byteSizeOf: memory cPtrAsOop) MinAddressRead: minAddress Write: minWriteMaxExecAddress. interpreterProxy setInterruptCheckChain: prevInterruptCheckChain. maybeErr ~= 0 ifTrue: [^interpreterProxy primitiveFailFor: PrimErrInappropriate]. ^cpuAlien!

1 0

[OpenSmalltalk/opensmalltalk-vm] 989cb8: Update HowToBuild info for the 32-bit ARM simulato...
by Eliot Miranda 19 Nov '19

19 Nov '19

Branch: refs/heads/Cog Home: https://github.com/OpenSmalltalk/opensmalltalk-vm Commit: 989cb8d07f60236bedcd6dbfbe88dba090315b8a https://github.com/OpenSmalltalk/opensmalltalk-vm/commit/989cb8d07f60236bed… Author: Eliot Miranda <eliot.miranda(a)gmail.com> Date: 2019-11-18 (Mon, 18 Nov 2019) Changed paths: M platforms/Cross/plugins/GdbARMPlugin/GdbARMPlugin.h M platforms/Cross/plugins/GdbARMPlugin/HowToBuild R platforms/Cross/plugins/GdbARMPlugin/Makefile R platforms/Cross/plugins/GdbARMPlugin/Makefile.unix R platforms/Cross/plugins/GdbARMPlugin/Makefile.win32 R platforms/Cross/plugins/GdbARMPlugin/README A platforms/Cross/plugins/GdbARMv8Plugin/GdbARMv8Plugin.h A platforms/Cross/plugins/GdbARMv8Plugin/HowToBuild A platforms/Cross/plugins/GdbARMv8Plugin/sqGdbARMv8Plugin.c A platforms/iOS/plugins/GdbARMv8Plugin/Makefile M platforms/unix/plugins/GdbARMPlugin/HowToBuild A platforms/unix/plugins/GdbARMv8Plugin/HowToBuild A platforms/unix/plugins/GdbARMv8Plugin/Makefile.inc A platforms/unix/plugins/GdbARMv8Plugin/acinclude.m4 Log Message: ----------- Update HowToBuild info for the 32-bit ARM simulator plugin. Add (incorrect, as yet unmodified copies of the 32-bit) files for the 64-bit ARMv8 plugin. [ci skip] Commit: 79440710ab1e3f85e47174c7c2d4e25bde4b3053 https://github.com/OpenSmalltalk/opensmalltalk-vm/commit/79440710ab1e3f85e4… Author: Eliot Miranda <eliot.miranda(a)gmail.com> Date: 2019-11-19 (Tue, 19 Nov 2019) Changed paths: M platforms/Cross/plugins/BochsIA32Plugin/sqBochsIA32Plugin.cpp M platforms/Cross/plugins/GdbARMPlugin/GdbARMPlugin.h M platforms/Cross/plugins/GdbARMPlugin/sqGdbARMPlugin.c M platforms/Cross/plugins/GdbARMv8Plugin/GdbARMv8Plugin.h M platforms/Cross/plugins/GdbARMv8Plugin/sqGdbARMv8Plugin.c M platforms/unix/plugins/GdbARMPlugin/Makefile.inc M platforms/unix/plugins/GdbARMv8Plugin/Makefile.inc M processors/ARM/gdb-8.3.1/sim/arm/Makefile.in M processors/ARM/gdb-8.3.1/sim/arm/armulmem.c M src/plugins/BochsIA32Plugin/BochsIA32Plugin.c M src/plugins/BochsX64Plugin/BochsX64Plugin.c M src/plugins/GdbARMPlugin/GdbARMPlugin.c A src/plugins/GdbARMv8Plugin/GdbARMv8Plugin.c Log Message: ----------- Cog Processor Simulator Plugins as per Cog-eem.361 Nuke the code duplication, bring all four Bochs/GDB processor simulators under one abstract superclass. Add GdbARMv8Plugin.c Nuke code now dead in gdb 8.3.1 Comment the interrupt check chain. [ci skip] Compare: https://github.com/OpenSmalltalk/opensmalltalk-vm/compare/7b54f324f15f...79…

1 0

VM Maker: Cog-eem.361.mcz
by commits＠source.squeak.org 19 Nov '19

19 Nov '19

Eliot Miranda uploaded a new version of Cog to project VM Maker: http://source.squeak.org/VMMaker/Cog-eem.361.mcz ==================== Summary ==================== Name: Cog-eem.361 Author: eem Time: 19 November 2019, 9:33:41.186354 am UUID: 9d7000ea-c13c-4dff-8cf2-2599ed3fc21d Ancestors: Cog-eem.360 Nuke the code duplication, bring all four Biochs/GDB processor simulators under one abstract superclass. =============== Diff against Cog-eem.360 =============== Item was changed: + ProcessorSimulatorPlugin subclass: #BochsIA32Plugin - BochsPlugin subclass: #BochsIA32Plugin instanceVariableNames: '' classVariableNames: '' poolDictionaries: '' category: 'Cog-ProcessorPlugins'! !BochsIA32Plugin commentStamp: '<historical>' prior: 0! I provide access to the Bochs C++ IA32 processor emulator.! Item was removed: - SmartSyntaxInterpreterPlugin subclass: #BochsPlugin - instanceVariableNames: 'prevInterruptCheckChain' - classVariableNames: '' - poolDictionaries: 'VMBasicConstants' - category: 'Cog-ProcessorPlugins'! - - !BochsPlugin commentStamp: 'eem 9/14/2015 16:30' prior: 0! - BochsPlugin is the abstract superclass for plugins that interface to the Bochs C++ IA32/x64 processor emulator.. - - Instance Variables - prevInterruptCheckChain: <Symbol/function pointer> - - prevInterruptCheckChain - - the previous value of the interruptCheckChain function pointer - ! Item was removed: - ----- Method: BochsPlugin class>>declareCVarsIn: (in category 'translation') ----- - declareCVarsIn: aCCodeGenerator - "prevInterruptCheckChain lives in sqBochsIA32|X64Plugin.c" - self ~~ BochsPlugin ifTrue: - [super declareCVarsIn: aCCodeGenerator. - aCCodeGenerator removeVariable: 'prevInterruptCheckChain']! Item was removed: - ----- Method: BochsPlugin class>>hasHeaderFile (in category 'translation') ----- - hasHeaderFile - "We need a header to declare newcpu and pull in bochs.h & cpu.h" - ^true! Item was removed: - ----- Method: BochsPlugin class>>shouldBeTranslated (in category 'translation') ----- - shouldBeTranslated - "Is this class intended to be translated as a plugin, perhaps specific to a platform? - Most subclasses should answer true, but some such as simulation-only versions - should answer false for various reasons." - ^super shouldBeTranslated and: [self ~~ BochsPlugin]! Item was removed: - ----- Method: BochsPlugin>>forceStopOnInterrupt (in category 'interruption') ----- - forceStopOnInterrupt - <returnTypeC: #void> - interpreterProxy getInterruptPending ifTrue: - [self forceStopRunning]! Item was removed: - ----- Method: BochsPlugin>>primitiveDisassembleAt:InMemory: (in category 'primitives') ----- - "cpuAlien <BochsIA32|X86Alien>" primitiveDisassembleAt: address "<Integer>" InMemory: memory "<Bitmap|ByteArray|WordArray>" - "Return an Array of the instruction length and its decompilation as a string for the instruction at address in memory." - | cpuAlien cpu instrLenOrErr resultObj log logLen logObj logObjData | - <var: #cpu type: #'void *'> - <var: #log type: #'char *'> - <var: #logLen type: #long> - <var: #logObjData type: #'char *'> - cpuAlien := self primitive: #primitiveDisassembleAtInMemory - parameters: #(Unsigned WordsOrBytes) - receiver: #Oop. - (cpu := self cCoerceSimple: (self startOfData: cpuAlien) to: #'void *') = 0 ifTrue: - [^interpreterProxy primitiveFailFor: PrimErrBadReceiver]. - instrLenOrErr := self disassembleFor: cpu - At: address - In: memory - Size: (interpreterProxy byteSizeOf: memory cPtrAsOop). - instrLenOrErr < 0 ifTrue: - [^interpreterProxy primitiveFailFor: PrimErrInappropriate]. - log := self getlog: (self cCode: [self addressOf: logLen] inSmalltalk: [logLen := 0]). - resultObj := interpreterProxy instantiateClass: interpreterProxy classArray indexableSize: 2. - resultObj = 0 ifTrue: - [^interpreterProxy primitiveFailFor: PrimErrNoMemory]. - - "Easier keeping the damn thing on the stack than using pushRemappableOop:/popRemappableOop. - Where is topRemappableOop when you need it?" - interpreterProxy pushRemappableOop: resultObj. - logObj := interpreterProxy - instantiateClass: interpreterProxy classString - indexableSize: logLen. - interpreterProxy failed ifTrue: - [interpreterProxy popRemappableOop. - ^interpreterProxy primitiveFailFor: PrimErrNoMemory]. - logObjData := interpreterProxy arrayValueOf: logObj. - self mem: logObjData cp: log y: logLen. - resultObj := interpreterProxy popRemappableOop. - interpreterProxy - storePointer: 0 - ofObject: resultObj - withValue: (interpreterProxy integerObjectOf: instrLenOrErr). - interpreterProxy storePointer: 1 ofObject: resultObj withValue: logObj. - - ^resultObj! Item was removed: - ----- Method: BochsPlugin>>primitiveErrorAndLog (in category 'primitives') ----- - primitiveErrorAndLog - | log logLen resultObj logObj logObjData | - <var: #log type: #'char *'> - <var: #logLen type: #long> - <var: #logObjData type: #'char *'> - self primitive: #primitiveErrorAndLog parameters: #(). - - log := self getlog: (self cCode: [self addressOf: logLen] inSmalltalk: [logLen := 0]). - resultObj := interpreterProxy instantiateClass: interpreterProxy classArray indexableSize: 2. - resultObj = 0 ifTrue: - [^interpreterProxy primitiveFailFor: PrimErrNoMemory]. - - interpreterProxy - storePointer: 0 - ofObject: resultObj - withValue: (interpreterProxy integerObjectOf: self errorAcorn). - - logLen > 0 ifTrue: - [interpreterProxy pushRemappableOop: resultObj. - logObj := interpreterProxy - instantiateClass: interpreterProxy classString - indexableSize: logLen. - interpreterProxy failed ifTrue: - [interpreterProxy popRemappableOop. - ^interpreterProxy primitiveFailFor: PrimErrNoMemory]. - - resultObj := interpreterProxy popRemappableOop. - logObjData := interpreterProxy arrayValueOf: logObj. - self mem: logObjData cp: log y: logLen. - interpreterProxy storePointer: 1 ofObject: resultObj withValue: logObj]. - interpreterProxy pop: 1 thenPush: resultObj! Item was removed: - ----- Method: BochsPlugin>>primitiveFlushICacheFrom:To: (in category 'primitives') ----- - "cpuAlien <BochsIA32|X86Alien>" primitiveFlushICacheFrom: startAddress "<Integer>" To: endAddress "<Integer>" - "Flush the icache in the requested range" - | cpuAlien cpu | - <var: #cpu type: #'void *'> - cpuAlien := self primitive: #primitiveFlushICacheFromTo - parameters: #(Unsigned Unsigned) - receiver: #Oop. - (cpu := self cCoerceSimple: (self startOfData: cpuAlien) to: #'void *') = 0 ifTrue: - [^interpreterProxy primitiveFailFor: PrimErrBadReceiver]. - self flushICache: cpu From: startAddress To: endAddress! Item was removed: - ----- Method: BochsPlugin>>primitiveNewCPU (in category 'primitives') ----- - primitiveNewCPU - | cpu | - <var: #cpu type: #'void *'> - self primitive: #primitiveNewCPU parameters: #(). - - cpu := self newCPU. - cpu = 0 ifTrue: - [^interpreterProxy primitiveFail]. - interpreterProxy - pop: 1 - thenPush: (interpreterProxy positiveMachineIntegerFor: - (self cCoerceSimple: cpu - to: 'usqIntptr_t'))! Item was removed: - ----- Method: BochsPlugin>>primitiveResetCPU (in category 'primitives') ----- - primitiveResetCPU - | cpuAlien cpu maybeErr | - <var: #cpu type: #'void *'> - cpuAlien := self primitive: #primitiveResetCPU parameters: #() receiver: #Oop. - (cpu := self cCoerceSimple: (self startOfData: cpuAlien) to: #'void *') = 0 ifTrue: - [^interpreterProxy primitiveFailFor: PrimErrBadReceiver]. - maybeErr := self resetCPU: cpu. - maybeErr ~= 0 ifTrue: - [^interpreterProxy primitiveFailFor: PrimErrInappropriate]. - ^cpuAlien! Item was removed: - ----- Method: BochsPlugin>>primitiveRunInMemory:minimumAddress:maximumAddress:readOnlyBelow: (in category 'primitives') ----- - "cpuAlien <BochsIA32|X86Alien>" primitiveRunInMemory: memory "<Bitmap|ByteArray|WordArray>" minimumAddress: minAddress "<Integer>" maximumAddress: maxAddress "<Integer>" readOnlyBelow: minWriteMaxExecAddress "<Integer>" - "Run the cpu using the first argument as the memory and the following arguments defining valid addresses, running until it halts or hits an exception." - | cpuAlien cpu memorySize maybeErr | - <var: #cpu type: #'void *'> - cpuAlien := self primitive: #primitiveRunInMemoryMinAddressMaxAddressReadWrite - parameters: #(WordsOrBytes Unsigned Unsigned Unsigned) - receiver: #Oop. - (cpu := self cCoerceSimple: (self startOfData: cpuAlien) to: #'void *') = 0 ifTrue: - [^interpreterProxy primitiveFailFor: PrimErrBadReceiver]. - prevInterruptCheckChain := interpreterProxy setInterruptCheckChain: #forceStopOnInterrupt asSymbol. - prevInterruptCheckChain = #forceStopOnInterrupt asSymbol ifTrue: - [prevInterruptCheckChain = 0]. - memorySize := interpreterProxy byteSizeOf: memory cPtrAsOop. - maybeErr := self runCPU: cpu - In: memory - Size: (memorySize min: maxAddress) - MinAddressRead: minAddress - Write: minWriteMaxExecAddress. - interpreterProxy setInterruptCheckChain: prevInterruptCheckChain. - maybeErr ~= 0 ifTrue: - [^interpreterProxy primitiveFailFor: PrimErrInappropriate]. - ^cpuAlien! Item was removed: - ----- Method: BochsPlugin>>primitiveRunInMemory:minimumAddress:readOnlyBelow: (in category 'primitives') ----- - "cpuAlien <BochsIA32|X86Alien>" primitiveRunInMemory: memory "<Bitmap|ByteArray|WordArray>" minimumAddress: minAddress "<Integer>" readOnlyBelow: minWriteMaxExecAddress "<Integer>" - "Run the cpu using the first argument as the memory and the following arguments defining valid addresses, running until it halts or hits an exception." - | cpuAlien cpu maybeErr | - <var: #cpu type: #'void *'> - cpuAlien := self primitive: #primitiveRunInMemoryMinimumAddressReadWrite - parameters: #(WordsOrBytes Unsigned Unsigned) - receiver: #Oop. - (cpu := self cCoerceSimple: (self startOfData: cpuAlien) to: #'void *') = 0 ifTrue: - [^interpreterProxy primitiveFailFor: PrimErrBadReceiver]. - prevInterruptCheckChain := interpreterProxy setInterruptCheckChain: #forceStopOnInterrupt asSymbol. - prevInterruptCheckChain = #forceStopOnInterrupt asSymbol ifTrue: - [prevInterruptCheckChain = 0]. - maybeErr := self runCPU: cpu - In: memory - Size: (interpreterProxy byteSizeOf: memory cPtrAsOop) - MinAddressRead: minAddress - Write: minWriteMaxExecAddress. - interpreterProxy setInterruptCheckChain: prevInterruptCheckChain. - maybeErr ~= 0 ifTrue: - [^interpreterProxy primitiveFailFor: PrimErrInappropriate]. - ^cpuAlien! Item was removed: - ----- Method: BochsPlugin>>primitiveSingleStepInMemory:minimumAddress:maximumAddress:readOnlyBelow: (in category 'primitives') ----- - "cpuAlien <BochsIA32|X86Alien>" primitiveSingleStepInMemory: memory "<Bitmap|ByteArray|WordArray>" minimumAddress: minAddress "<Integer>" maximumAddress: maxAddress "<Integer>" readOnlyBelow: minWriteMaxExecAddress "<Integer>" - "Single-step the cpu using the first argument as the memory and the following arguments defining valid addresses." - | cpuAlien cpu memorySize maybeErr | - <var: #cpu type: #'void *'> - cpuAlien := self primitive: #primitiveSingleStepInMemoryMinAddressMaxAddressReadWrite - parameters: #(WordsOrBytes Unsigned Unsigned Unsigned) - receiver: #Oop. - (cpu := self cCoerceSimple: (self startOfData: cpuAlien) to: #'void *') = 0 ifTrue: - [^interpreterProxy primitiveFailFor: PrimErrBadReceiver]. - memorySize := interpreterProxy byteSizeOf: memory cPtrAsOop. - maybeErr := self singleStepCPU: cpu - In: memory - Size: (memorySize min: maxAddress) - MinAddressRead: minAddress - Write: minWriteMaxExecAddress. - maybeErr ~= 0 ifTrue: - [^interpreterProxy primitiveFailFor: PrimErrInappropriate]. - ^cpuAlien! Item was removed: - ----- Method: BochsPlugin>>primitiveSingleStepInMemory:minimumAddress:readOnlyBelow: (in category 'primitives') ----- - "cpuAlien <BochsIA32|X86Alien>" primitiveSingleStepInMemory: memory "<Bitmap|ByteArray|WordArray>" minimumAddress: minAddress "<Integer>" readOnlyBelow: minWriteMaxExecAddress "<Integer>" - "Single-step the cpu using the first argument as the memory and the following arguments defining valid addresses." - | cpuAlien cpu maybeErr | - <var: #cpu type: #'void *'> - cpuAlien := self primitive: #primitiveSingleStepInMemoryMinimumAddressReadWrite - parameters: #(WordsOrBytes Unsigned Unsigned) - receiver: #Oop. - (cpu := self cCoerceSimple: (self startOfData: cpuAlien) to: #'void *') = 0 ifTrue: - [^interpreterProxy primitiveFailFor: PrimErrBadReceiver]. - maybeErr := self singleStepCPU: cpu - In: memory - Size: (interpreterProxy byteSizeOf: memory cPtrAsOop) - MinAddressRead: minAddress - Write: minWriteMaxExecAddress. - maybeErr ~= 0 ifTrue: - [^interpreterProxy primitiveFailFor: PrimErrInappropriate]. - ^cpuAlien! Item was removed: - ----- Method: BochsPlugin>>sizeField: (in category 'alien support') ----- - sizeField: rcvr - "Answer the first field of rcvr which is assumed to be an Alien of at least 8 bytes" - <inline: true> - ^self longAt: rcvr + interpreterProxy baseHeaderSize! Item was removed: - ----- Method: BochsPlugin>>startOfData: (in category 'alien support') ----- - startOfData: rcvr "<Alien oop> ^<Integer>" - "Answer the start of rcvr's data. For direct aliens this is the address of - the second field. For indirect and pointer aliens it is what the second field points to." - <inline: true> - ^(self sizeField: rcvr) > 0 - ifTrue: [rcvr + interpreterProxy baseHeaderSize + interpreterProxy bytesPerOop] - ifFalse: [self longAt: rcvr + interpreterProxy baseHeaderSize + interpreterProxy bytesPerOop]! Item was changed: + ProcessorSimulatorPlugin subclass: #BochsX64Plugin - BochsPlugin subclass: #BochsX64Plugin instanceVariableNames: '' classVariableNames: '' poolDictionaries: '' category: 'Cog-ProcessorPlugins'! Item was removed: - SmartSyntaxInterpreterPlugin subclass: #GdbARMPlugin - instanceVariableNames: 'prevInterruptCheckChain' - classVariableNames: '' - poolDictionaries: 'VMBasicConstants' - category: 'Cog-ProcessorPlugins'! - - !GdbARMPlugin commentStamp: '<historical>' prior: 0! - I provide access to the ARMulator ARM emulator and the libopcodes ARM disassembler.! Item was removed: - ----- Method: GdbARMPlugin class>>declareCVarsIn: (in category 'translation') ----- - declareCVarsIn: aCCodeGenerator - "prevInterruptCheckChain lives in sqGdbARMPlugin.c" - super declareCVarsIn: aCCodeGenerator. - aCCodeGenerator removeVariable: 'prevInterruptCheckChain'! Item was removed: - ----- Method: GdbARMPlugin class>>declareHeaderFilesIn: (in category 'translation') ----- - declareHeaderFilesIn: cg - self ~~ GdbARMPlugin ifTrue: - [super declareHeaderFilesIn: cg]! Item was removed: - ----- Method: GdbARMPlugin class>>hasHeaderFile (in category 'translation') ----- - hasHeaderFile - "We need a header to declare newcpu and pull in bochs.h & cpu.h" - ^true! Item was removed: - ----- Method: GdbARMPlugin class>>shouldBeTranslated (in category 'translation') ----- - shouldBeTranslated - "Is this class intended to be translated as a plugin, perhaps specific to a platform? - Most subclasses should answer true, but some such as simulation-only versions - should answer false for various reasons." - ^super shouldBeTranslated and: [self ~~ GdbARMPlugin]! Item was removed: - ----- Method: GdbARMPlugin>>forceStopOnInterrupt (in category 'interruption') ----- - forceStopOnInterrupt - <returnTypeC: #void> - interpreterProxy getInterruptPending ifTrue: - [self forceStopRunning]! Item was removed: - ----- Method: GdbARMPlugin>>primitiveDisassembleAt:InMemory: (in category 'primitives') ----- - "cpuAlien <GdbARMAlien>" primitiveDisassembleAt: address "<Integer>" InMemory: memory "<Bitmap|ByteArray|WordArray>" - "Return an Array of the instruction length and its decompilation as a string for the instruction at address in memory." - | cpuAlien cpu instrLenOrErr resultObj log logLen logObj logObjData | - <var: #cpu type: #'void *'> - cpuAlien := self primitive: #primitiveDisassembleAtInMemory - parameters: #(Unsigned WordsOrBytes) - receiver: #Oop. - (cpu := self startOfData: cpuAlien) = 0 ifTrue: - [^interpreterProxy primitiveFailFor: PrimErrBadReceiver]. - instrLenOrErr := self disassembleFor: cpu - At: address - In: memory - Size: (interpreterProxy byteSizeOf: memory cPtrAsOop). - instrLenOrErr < 0 ifTrue: - [^interpreterProxy primitiveFailFor: PrimErrInappropriate]. - log := self getlog: (self cCode: [self addressOf: logLen] inSmalltalk: [logLen := 0]). - resultObj := interpreterProxy instantiateClass: interpreterProxy classArray indexableSize: 2. - resultObj = 0 ifTrue: - [^interpreterProxy primitiveFailFor: PrimErrNoMemory]. - - "Easier keeping the damn thing on the stack than using pushRemappableOop:/popRemappableOop. - Where is topRemappableOop when you need it?" - interpreterProxy pushRemappableOop: resultObj. - logObj := interpreterProxy - instantiateClass: interpreterProxy classString - indexableSize: logLen. - interpreterProxy failed ifTrue: - [interpreterProxy popRemappableOop. - ^interpreterProxy primitiveFailFor: PrimErrNoMemory]. - logObjData := interpreterProxy arrayValueOf: logObj. - self mem: logObjData cp: log y: logLen. - resultObj := interpreterProxy popRemappableOop. - interpreterProxy - storePointer: 0 - ofObject: resultObj - withValue: (interpreterProxy integerObjectOf: instrLenOrErr). - interpreterProxy storePointer: 1 ofObject: resultObj withValue: logObj. - - ^resultObj! Item was removed: - ----- Method: GdbARMPlugin>>primitiveErrorAndLog (in category 'primitives') ----- - primitiveErrorAndLog - | log logLen resultObj logObj logObjData | - <var: #log type: #'char *'> - <var: #logObjData type: #'char *'> - self primitive: #primitiveErrorAndLog parameters: #(). - - log := self getlog: (self cCode: [self addressOf: logLen] inSmalltalk: [logLen := 0]). - resultObj := interpreterProxy instantiateClass: interpreterProxy classArray indexableSize: 2. - resultObj = 0 ifTrue: - [^interpreterProxy primitiveFailFor: PrimErrNoMemory]. - - interpreterProxy - storePointer: 0 - ofObject: resultObj - withValue: (interpreterProxy integerObjectOf: self errorAcorn). - - logLen > 0 ifTrue: - [interpreterProxy pushRemappableOop: resultObj. - logObj := interpreterProxy - instantiateClass: interpreterProxy classString - indexableSize: logLen. - interpreterProxy failed ifTrue: - [interpreterProxy popRemappableOop. - ^interpreterProxy primitiveFailFor: PrimErrNoMemory]. - - resultObj := interpreterProxy popRemappableOop. - logObjData := interpreterProxy arrayValueOf: logObj. - self mem: logObjData cp: log y: logLen. - interpreterProxy storePointer: 1 ofObject: resultObj withValue: logObj]. - interpreterProxy pop: 1 thenPush: resultObj! Item was removed: - ----- Method: GdbARMPlugin>>primitiveFlushICacheFrom:To: (in category 'primitives') ----- - "cpuAlien <GdbARMAlien>" primitiveFlushICacheFrom: startAddress "<Integer>" To: endAddress "<Integer>" - "Flush the icache in the requested range" - | cpuAlien cpu | - <var: #cpu type: 'void *'> - cpuAlien := self primitive: #primitiveFlushICacheFromTo - parameters: #(Unsigned Unsigned) - receiver: #Oop. - (cpu := self startOfData: cpuAlien) = 0 ifTrue: - [^interpreterProxy primitiveFailFor: PrimErrBadReceiver]. - self flushICache: cpu From: startAddress To: endAddress! Item was removed: - ----- Method: GdbARMPlugin>>primitiveNewCPU (in category 'primitives') ----- - primitiveNewCPU - | cpu | - <var: #cpu type: 'void *'> - self primitive: #primitiveNewCPU parameters: #(). - - cpu := self cCode: 'newCPU()' inSmalltalk: [0]. - cpu = 0 ifTrue: - [^interpreterProxy primitiveFail]. - interpreterProxy - pop: 1 - thenPush: (interpreterProxy positiveMachineIntegerFor: - (self cCoerceSimple: cpu - to: 'usqIntptr_t'))! Item was removed: - ----- Method: GdbARMPlugin>>primitiveResetCPU (in category 'primitives') ----- - primitiveResetCPU - | cpuAlien cpu maybeErr | - <var: #cpu type: 'void *'> - cpuAlien := self primitive: #primitiveResetCPU parameters: #() receiver: #Oop. - (cpu := self startOfData: cpuAlien) = 0 ifTrue: - [^interpreterProxy primitiveFailFor: PrimErrBadReceiver]. - maybeErr := self resetCPU: cpu. - maybeErr ~= 0 ifTrue: - [^interpreterProxy primitiveFailFor: PrimErrInappropriate]. - ^cpuAlien! Item was removed: - ----- Method: GdbARMPlugin>>primitiveRunInMemory:minimumAddress:maximumAddress:readOnlyBelow: (in category 'primitives') ----- - "cpuAlien <GdbARMAlien>" primitiveRunInMemory: memory "<Bitmap|ByteArray|WordArray>" minimumAddress: minAddress "<Integer>" maximumAddress: maxAddress "<Integer>" readOnlyBelow: minWriteMaxExecAddress "<Integer>" - "Run the cpu using the first argument as the memory and the following arguments defining valid addresses, running until it halts or hits an exception." - | cpuAlien cpu memorySize maybeErr | - <var: #cpu type: #'void *'> - cpuAlien := self primitive: #primitiveRunInMemoryMinAddressMaxAddressReadWrite - parameters: #(WordsOrBytes Unsigned Unsigned Unsigned) - receiver: #Oop. - (cpu := self startOfData: cpuAlien) = 0 ifTrue: - [^interpreterProxy primitiveFailFor: PrimErrBadReceiver]. - prevInterruptCheckChain := interpreterProxy setInterruptCheckChain: #forceStopOnInterrupt asSymbol. - prevInterruptCheckChain = #forceStopOnInterrupt asSymbol ifTrue: - [prevInterruptCheckChain = 0]. - memorySize := interpreterProxy byteSizeOf: memory cPtrAsOop. - maybeErr := self runCPU: cpu - In: memory - Size: (memorySize min: maxAddress) - MinAddressRead: minAddress - Write: minWriteMaxExecAddress. - interpreterProxy setInterruptCheckChain: prevInterruptCheckChain. - maybeErr ~= 0 ifTrue: - [^interpreterProxy primitiveFailFor: PrimErrInappropriate]. - ^cpuAlien! Item was removed: - ----- Method: GdbARMPlugin>>primitiveRunInMemory:minimumAddress:readOnlyBelow: (in category 'primitives') ----- - "cpuAlien <GdbARMAlien>" primitiveRunInMemory: memory "<Bitmap|ByteArray|WordArray>" minimumAddress: minAddress "<Integer>" readOnlyBelow: minWriteMaxExecAddress "<Integer>" - "Run the cpu using the first argument as the memory and the following arguments defining valid addresses, running until it halts or hits an exception. - Note that minWriteMaxExecAddress is both the minimum writeable address AND the maximum executable address" - | cpuAlien cpu maybeErr | - <var: #cpu type: #'void *'> - cpuAlien := self primitive: #primitiveRunInMemoryMinimumAddressReadWrite - parameters: #(WordsOrBytes Unsigned Unsigned) - receiver: #Oop. - (cpu := self startOfData: cpuAlien) = 0 ifTrue: - [^interpreterProxy primitiveFailFor: PrimErrBadReceiver]. - prevInterruptCheckChain := interpreterProxy setInterruptCheckChain: #forceStopOnInterrupt asSymbol. - prevInterruptCheckChain = #forceStopOnInterrupt asSymbol ifTrue: - [prevInterruptCheckChain = 0]. - maybeErr := self runCPU: cpu - In: memory - Size: (interpreterProxy byteSizeOf: memory cPtrAsOop) - MinAddressRead: minAddress - Write: minWriteMaxExecAddress. - interpreterProxy setInterruptCheckChain: prevInterruptCheckChain. - maybeErr ~= 0 ifTrue: - [^interpreterProxy primitiveFailFor: PrimErrInappropriate]. - ^cpuAlien! Item was removed: - ----- Method: GdbARMPlugin>>primitiveSingleStepInMemory:minimumAddress:maximumAddress:readOnlyBelow: (in category 'primitives') ----- - "cpuAlien <GdbARMAlien>" primitiveSingleStepInMemory: memory "<Bitmap|ByteArray|WordArray>" minimumAddress: minAddress "<Integer>" maximumAddress: maxAddress "<Integer>" readOnlyBelow: minWriteMaxExecAddress "<Integer>" - "Single-step the cpu using the first argument as the memory and the following arguments defining valid addresses, running until it halts or hits an exception." - | cpuAlien cpu memorySize maybeErr | - <var: #cpu type: #'void *'> - cpuAlien := self primitive: #primitiveSingleStepInMemoryMinAddressMaxAddressReadWrite - parameters: #(WordsOrBytes Unsigned Unsigned Unsigned) - receiver: #Oop. - (cpu := self startOfData: cpuAlien) = 0 ifTrue: - [^interpreterProxy primitiveFailFor: PrimErrBadReceiver]. - prevInterruptCheckChain := interpreterProxy setInterruptCheckChain: #forceStopOnInterrupt asSymbol. - prevInterruptCheckChain = #forceStopOnInterrupt asSymbol ifTrue: - [prevInterruptCheckChain = 0]. - memorySize := interpreterProxy byteSizeOf: memory cPtrAsOop. - maybeErr := self singleStepCPU: cpu - In: memory - Size: (memorySize min: maxAddress) - MinAddressRead: minAddress - Write: minWriteMaxExecAddress. - interpreterProxy setInterruptCheckChain: prevInterruptCheckChain. - maybeErr ~= 0 ifTrue: - [^interpreterProxy primitiveFailFor: PrimErrInappropriate]. - ^cpuAlien! Item was removed: - ----- Method: GdbARMPlugin>>primitiveSingleStepInMemory:minimumAddress:readOnlyBelow: (in category 'primitives') ----- - "cpuAlien <GdbARMAlien>" primitiveSingleStepInMemory: memory "<Bitmap|ByteArray|WordArray>" minimumAddress: minAddress "<Integer>" readOnlyBelow: minWriteMaxExecAddress "<Integer>" - "Single-step the cpu using the first argument as the memory and the following arguments defining valid addresses." - | cpuAlien cpu maybeErr | - <var: #cpu type: #'void *'> - cpuAlien := self primitive: #primitiveSingleStepInMemoryMinimumAddressReadWrite - parameters: #(WordsOrBytes Unsigned Unsigned) - receiver: #Oop. - (cpu := self startOfData: cpuAlien) = 0 ifTrue: - [^interpreterProxy primitiveFailFor: PrimErrBadReceiver]. - maybeErr := self singleStepCPU: cpu - In: memory - Size: (interpreterProxy byteSizeOf: memory cPtrAsOop) - MinAddressRead: minAddress - Write: minWriteMaxExecAddress. - maybeErr ~= 0 ifTrue: - [^interpreterProxy primitiveFailFor: PrimErrInappropriate]. - ^cpuAlien! Item was removed: - ----- Method: GdbARMPlugin>>sizeField: (in category 'alien support') ----- - sizeField: rcvr - "Answer the first field of rcvr which is assumed to be an Alien of at least 8 bytes" - <inline: true> - ^self longAt: rcvr + interpreterProxy baseHeaderSize! Item was removed: - ----- Method: GdbARMPlugin>>startOfData: (in category 'alien support') ----- - startOfData: rcvr "<Alien oop> ^<Integer>" - "Answer the start of rcvr's data. For direct aliens this is the address of - the second field. For indirect and pointer aliens it is what the second field points to." - <inline: true> - ^(self sizeField: rcvr) > 0 - ifTrue: [rcvr + interpreterProxy baseHeaderSize + interpreterProxy bytesPerOop] - ifFalse: [self longAt: rcvr + interpreterProxy baseHeaderSize + interpreterProxy bytesPerOop]! Item was changed: + ProcessorSimulatorPlugin subclass: #GdbARMv6Plugin - GdbARMPlugin subclass: #GdbARMv6Plugin instanceVariableNames: '' classVariableNames: '' poolDictionaries: '' category: 'Cog-ProcessorPlugins'! Item was changed: ----- Method: GdbARMv6Plugin class>>moduleName (in category 'translation') ----- moduleName "Answer the receiver's module name that is used for the plugin's C code." + ^'GdbARMPlugin'! - ^superclass name asString! Item was changed: + ProcessorSimulatorPlugin subclass: #GdbARMv8Plugin - GdbARMPlugin subclass: #GdbARMv8Plugin instanceVariableNames: '' classVariableNames: '' poolDictionaries: '' category: 'Cog-ProcessorPlugins'! Item was added: + SmartSyntaxInterpreterPlugin subclass: #ProcessorSimulatorPlugin + instanceVariableNames: 'prevInterruptCheckChain' + classVariableNames: '' + poolDictionaries: 'VMBasicConstants' + category: 'Cog-ProcessorPlugins'! + + !ProcessorSimulatorPlugin commentStamp: 'eem 11/19/2019 09:32' prior: 0! + ProcessorSimulatorPlugin is the abstract superclass for plugins that interface to a processor simulator that executes the machine code for some processor the Cog JIT generates code for. These include the Bochs C++ IA32/x64 processor emulator, and the GDB simulator for the ARMv6 and ARMv8 architectures. + + Instance Variables + prevInterruptCheckChain: <Symbol/function pointer> + + prevInterruptCheckChain + - the previous value of the interruptCheckChain function pointer + ! Item was added: + ----- Method: ProcessorSimulatorPlugin class>>declareCVarsIn: (in category 'translation') ----- + declareCVarsIn: aCCodeGenerator + "prevInterruptCheckChain lives in the platform support code." + self ~~ ProcessorSimulatorPlugin ifTrue: + [super declareCVarsIn: aCCodeGenerator. + aCCodeGenerator removeVariable: 'prevInterruptCheckChain']! Item was added: + ----- Method: ProcessorSimulatorPlugin class>>hasHeaderFile (in category 'translation') ----- + hasHeaderFile + ^true! Item was added: + ----- Method: ProcessorSimulatorPlugin class>>shouldBeTranslated (in category 'translation') ----- + shouldBeTranslated + "Only translate the concrete subclasses." + ^super shouldBeTranslated and: [self ~~ ProcessorSimulatorPlugin]! Item was added: + ----- Method: ProcessorSimulatorPlugin>>forceStopOnInterrupt (in category 'interruption') ----- + forceStopOnInterrupt + <returnTypeC: #void> + interpreterProxy getInterruptPending ifTrue: + [self forceStopRunning]! Item was added: + ----- Method: ProcessorSimulatorPlugin>>primitiveDisassembleAt:InMemory: (in category 'primitives') ----- + "cpuAlien <BochsIA32|X86Alien>" primitiveDisassembleAt: address "<Integer>" InMemory: memory "<Bitmap|ByteArray|WordArray>" + "Return an Array of the instruction length and its decompilation as a string for the instruction at address in memory." + | cpuAlien cpu instrLenOrErr resultObj log logLen logObj logObjData | + <var: #cpu type: #'void *'> + <var: #log type: #'char *'> + <var: #logLen type: #long> + <var: #logObjData type: #'char *'> + cpuAlien := self primitive: #primitiveDisassembleAtInMemory + parameters: #(Unsigned WordsOrBytes) + receiver: #Oop. + (cpu := self cCoerceSimple: (self startOfData: cpuAlien) to: #'void *') = 0 ifTrue: + [^interpreterProxy primitiveFailFor: PrimErrBadReceiver]. + instrLenOrErr := self disassembleFor: cpu + At: address + In: memory + Size: (interpreterProxy byteSizeOf: memory cPtrAsOop). + instrLenOrErr < 0 ifTrue: + [^interpreterProxy primitiveFailFor: PrimErrInappropriate]. + log := self getlog: (self cCode: [self addressOf: logLen] inSmalltalk: [logLen := 0]). + resultObj := interpreterProxy instantiateClass: interpreterProxy classArray indexableSize: 2. + resultObj = 0 ifTrue: + [^interpreterProxy primitiveFailFor: PrimErrNoMemory]. + + "Easier keeping the damn thing on the stack than using pushRemappableOop:/popRemappableOop. + Where is topRemappableOop when you need it?" + interpreterProxy pushRemappableOop: resultObj. + logObj := interpreterProxy + instantiateClass: interpreterProxy classString + indexableSize: logLen. + interpreterProxy failed ifTrue: + [interpreterProxy popRemappableOop. + ^interpreterProxy primitiveFailFor: PrimErrNoMemory]. + logObjData := interpreterProxy arrayValueOf: logObj. + self mem: logObjData cp: log y: logLen. + resultObj := interpreterProxy popRemappableOop. + interpreterProxy + storePointer: 0 + ofObject: resultObj + withValue: (interpreterProxy integerObjectOf: instrLenOrErr). + interpreterProxy storePointer: 1 ofObject: resultObj withValue: logObj. + + ^resultObj! Item was added: + ----- Method: ProcessorSimulatorPlugin>>primitiveErrorAndLog (in category 'primitives') ----- + primitiveErrorAndLog + | log logLen resultObj logObj logObjData | + <var: #log type: #'char *'> + <var: #logLen type: #long> + <var: #logObjData type: #'char *'> + self primitive: #primitiveErrorAndLog parameters: #(). + + log := self getlog: (self cCode: [self addressOf: logLen] inSmalltalk: [logLen := 0]). + resultObj := interpreterProxy instantiateClass: interpreterProxy classArray indexableSize: 2. + resultObj = 0 ifTrue: + [^interpreterProxy primitiveFailFor: PrimErrNoMemory]. + + interpreterProxy + storePointer: 0 + ofObject: resultObj + withValue: (interpreterProxy integerObjectOf: self errorAcorn). + + logLen > 0 ifTrue: + [interpreterProxy pushRemappableOop: resultObj. + logObj := interpreterProxy + instantiateClass: interpreterProxy classString + indexableSize: logLen. + interpreterProxy failed ifTrue: + [interpreterProxy popRemappableOop. + ^interpreterProxy primitiveFailFor: PrimErrNoMemory]. + + resultObj := interpreterProxy popRemappableOop. + logObjData := interpreterProxy arrayValueOf: logObj. + self mem: logObjData cp: log y: logLen. + interpreterProxy storePointer: 1 ofObject: resultObj withValue: logObj]. + interpreterProxy pop: 1 thenPush: resultObj! Item was added: + ----- Method: ProcessorSimulatorPlugin>>primitiveFlushICacheFrom:To: (in category 'primitives') ----- + "cpuAlien <BochsIA32|X86Alien>" primitiveFlushICacheFrom: startAddress "<Integer>" To: endAddress "<Integer>" + "Flush the icache in the requested range" + | cpuAlien cpu | + <var: #cpu type: #'void *'> + cpuAlien := self primitive: #primitiveFlushICacheFromTo + parameters: #(Unsigned Unsigned) + receiver: #Oop. + (cpu := self cCoerceSimple: (self startOfData: cpuAlien) to: #'void *') = 0 ifTrue: + [^interpreterProxy primitiveFailFor: PrimErrBadReceiver]. + self flushICache: cpu From: startAddress To: endAddress! Item was added: + ----- Method: ProcessorSimulatorPlugin>>primitiveNewCPU (in category 'primitives') ----- + primitiveNewCPU + | cpu | + <var: #cpu type: #'void *'> + self primitive: #primitiveNewCPU parameters: #(). + + cpu := self newCPU. + cpu = 0 ifTrue: + [^interpreterProxy primitiveFail]. + interpreterProxy + pop: 1 + thenPush: (interpreterProxy positiveMachineIntegerFor: + (self cCoerceSimple: cpu + to: 'usqIntptr_t'))! Item was added: + ----- Method: ProcessorSimulatorPlugin>>primitiveResetCPU (in category 'primitives') ----- + primitiveResetCPU + | cpuAlien cpu maybeErr | + <var: #cpu type: #'void *'> + cpuAlien := self primitive: #primitiveResetCPU parameters: #() receiver: #Oop. + (cpu := self cCoerceSimple: (self startOfData: cpuAlien) to: #'void *') = 0 ifTrue: + [^interpreterProxy primitiveFailFor: PrimErrBadReceiver]. + maybeErr := self resetCPU: cpu. + maybeErr ~= 0 ifTrue: + [^interpreterProxy primitiveFailFor: PrimErrInappropriate]. + ^cpuAlien! Item was added: + ----- Method: ProcessorSimulatorPlugin>>primitiveRunInMemory:minimumAddress:maximumAddress:readOnlyBelow: (in category 'primitives') ----- + "cpuAlien <BochsIA32|X86Alien>" primitiveRunInMemory: memory "<Bitmap|ByteArray|WordArray>" minimumAddress: minAddress "<Integer>" maximumAddress: maxAddress "<Integer>" readOnlyBelow: minWriteMaxExecAddress "<Integer>" + "Run the cpu using the first argument as the memory and the following arguments defining valid addresses, running until it halts or hits an exception." + | cpuAlien cpu memorySize maybeErr | + <var: #cpu type: #'void *'> + cpuAlien := self primitive: #primitiveRunInMemoryMinAddressMaxAddressReadWrite + parameters: #(WordsOrBytes Unsigned Unsigned Unsigned) + receiver: #Oop. + (cpu := self cCoerceSimple: (self startOfData: cpuAlien) to: #'void *') = 0 ifTrue: + [^interpreterProxy primitiveFailFor: PrimErrBadReceiver]. + prevInterruptCheckChain := interpreterProxy setInterruptCheckChain: #forceStopOnInterrupt asSymbol. + prevInterruptCheckChain = #forceStopOnInterrupt asSymbol ifTrue: + [prevInterruptCheckChain = 0]. + memorySize := interpreterProxy byteSizeOf: memory cPtrAsOop. + maybeErr := self runCPU: cpu + In: memory + Size: (memorySize min: maxAddress) + MinAddressRead: minAddress + Write: minWriteMaxExecAddress. + interpreterProxy setInterruptCheckChain: prevInterruptCheckChain. + maybeErr ~= 0 ifTrue: + [^interpreterProxy primitiveFailFor: PrimErrInappropriate]. + ^cpuAlien! Item was added: + ----- Method: ProcessorSimulatorPlugin>>primitiveRunInMemory:minimumAddress:readOnlyBelow: (in category 'primitives') ----- + "cpuAlien <BochsIA32|X86Alien>" primitiveRunInMemory: memory "<Bitmap|ByteArray|WordArray>" minimumAddress: minAddress "<Integer>" readOnlyBelow: minWriteMaxExecAddress "<Integer>" + "Run the cpu using the first argument as the memory and the following arguments defining valid addresses, running until it halts or hits an exception." + | cpuAlien cpu maybeErr | + <var: #cpu type: #'void *'> + cpuAlien := self primitive: #primitiveRunInMemoryMinimumAddressReadWrite + parameters: #(WordsOrBytes Unsigned Unsigned) + receiver: #Oop. + (cpu := self cCoerceSimple: (self startOfData: cpuAlien) to: #'void *') = 0 ifTrue: + [^interpreterProxy primitiveFailFor: PrimErrBadReceiver]. + prevInterruptCheckChain := interpreterProxy setInterruptCheckChain: #forceStopOnInterrupt asSymbol. + prevInterruptCheckChain = #forceStopOnInterrupt asSymbol ifTrue: + [prevInterruptCheckChain = 0]. + maybeErr := self runCPU: cpu + In: memory + Size: (interpreterProxy byteSizeOf: memory cPtrAsOop) + MinAddressRead: minAddress + Write: minWriteMaxExecAddress. + interpreterProxy setInterruptCheckChain: prevInterruptCheckChain. + maybeErr ~= 0 ifTrue: + [^interpreterProxy primitiveFailFor: PrimErrInappropriate]. + ^cpuAlien! Item was added: + ----- Method: ProcessorSimulatorPlugin>>primitiveSingleStepInMemory:minimumAddress:maximumAddress:readOnlyBelow: (in category 'primitives') ----- + "cpuAlien <BochsIA32|X86Alien>" primitiveSingleStepInMemory: memory "<Bitmap|ByteArray|WordArray>" minimumAddress: minAddress "<Integer>" maximumAddress: maxAddress "<Integer>" readOnlyBelow: minWriteMaxExecAddress "<Integer>" + "Single-step the cpu using the first argument as the memory and the following arguments defining valid addresses." + | cpuAlien cpu memorySize maybeErr | + <var: #cpu type: #'void *'> + cpuAlien := self primitive: #primitiveSingleStepInMemoryMinAddressMaxAddressReadWrite + parameters: #(WordsOrBytes Unsigned Unsigned Unsigned) + receiver: #Oop. + (cpu := self cCoerceSimple: (self startOfData: cpuAlien) to: #'void *') = 0 ifTrue: + [^interpreterProxy primitiveFailFor: PrimErrBadReceiver]. + memorySize := interpreterProxy byteSizeOf: memory cPtrAsOop. + maybeErr := self singleStepCPU: cpu + In: memory + Size: (memorySize min: maxAddress) + MinAddressRead: minAddress + Write: minWriteMaxExecAddress. + maybeErr ~= 0 ifTrue: + [^interpreterProxy primitiveFailFor: PrimErrInappropriate]. + ^cpuAlien! Item was added: + ----- Method: ProcessorSimulatorPlugin>>primitiveSingleStepInMemory:minimumAddress:readOnlyBelow: (in category 'primitives') ----- + "cpuAlien <BochsIA32|X86Alien>" primitiveSingleStepInMemory: memory "<Bitmap|ByteArray|WordArray>" minimumAddress: minAddress "<Integer>" readOnlyBelow: minWriteMaxExecAddress "<Integer>" + "Single-step the cpu using the first argument as the memory and the following arguments defining valid addresses." + | cpuAlien cpu maybeErr | + <var: #cpu type: #'void *'> + cpuAlien := self primitive: #primitiveSingleStepInMemoryMinimumAddressReadWrite + parameters: #(WordsOrBytes Unsigned Unsigned) + receiver: #Oop. + (cpu := self cCoerceSimple: (self startOfData: cpuAlien) to: #'void *') = 0 ifTrue: + [^interpreterProxy primitiveFailFor: PrimErrBadReceiver]. + maybeErr := self singleStepCPU: cpu + In: memory + Size: (interpreterProxy byteSizeOf: memory cPtrAsOop) + MinAddressRead: minAddress + Write: minWriteMaxExecAddress. + maybeErr ~= 0 ifTrue: + [^interpreterProxy primitiveFailFor: PrimErrInappropriate]. + ^cpuAlien! Item was added: + ----- Method: ProcessorSimulatorPlugin>>sizeField: (in category 'alien support') ----- + sizeField: rcvr + "Answer the first field of rcvr which is assumed to be an Alien of at least 8 bytes" + <inline: true> + ^self longAt: rcvr + interpreterProxy baseHeaderSize! Item was added: + ----- Method: ProcessorSimulatorPlugin>>startOfData: (in category 'alien support') ----- + startOfData: rcvr "<Alien oop> ^<Integer>" + "Answer the start of rcvr's data. For direct aliens this is the address of + the second field. For indirect and pointer aliens it is what the second field points to." + <inline: true> + ^(self sizeField: rcvr) > 0 + ifTrue: [rcvr + interpreterProxy baseHeaderSize + interpreterProxy bytesPerOop] + ifFalse: [self longAt: rcvr + interpreterProxy baseHeaderSize + interpreterProxy bytesPerOop]!

1 0

VM Maker: Cog-eem.360.mcz
by commits＠source.squeak.org 19 Nov '19

19 Nov '19

Eliot Miranda uploaded a new version of Cog to project VM Maker: http://source.squeak.org/VMMaker/Cog-eem.360.mcz ==================== Summary ==================== Name: Cog-eem.360 Author: eem Time: 19 November 2019, 9:19:31.613462 am UUID: 0f21e275-960e-4a0e-8e81-49b91f13248f Ancestors: Cog-eem.359 And fix some Slang ischouettes... =============== Diff against Cog-eem.359 =============== Item was added: + ----- Method: GdbARMPlugin class>>declareHeaderFilesIn: (in category 'translation') ----- + declareHeaderFilesIn: cg + self ~~ GdbARMPlugin ifTrue: + [super declareHeaderFilesIn: cg]!

1 0

VM Maker: Cog-eem.359.mcz
by commits＠source.squeak.org 19 Nov '19

19 Nov '19

Eliot Miranda uploaded a new version of Cog to project VM Maker: http://source.squeak.org/VMMaker/Cog-eem.359.mcz ==================== Summary ==================== Name: Cog-eem.359 Author: eem Time: 19 November 2019, 9:06:52.903989 am UUID: 8141b8fa-e5c9-4fc3-96ce-548ea9bc4967 Ancestors: Cog-eem.358 Add the GdbARMv8Plugin. Add the register accessors for GdbARMv8Alien64. =============== Diff against Cog-eem.358 =============== Item was added: + ----- Method: GdbARMPlugin class>>shouldBeTranslated (in category 'translation') ----- + shouldBeTranslated + "Is this class intended to be translated as a plugin, perhaps specific to a platform? + Most subclasses should answer true, but some such as simulation-only versions + should answer false for various reasons." + ^super shouldBeTranslated and: [self ~~ GdbARMPlugin]! Item was added: + GdbARMPlugin subclass: #GdbARMv6Plugin + instanceVariableNames: '' + classVariableNames: '' + poolDictionaries: '' + category: 'Cog-ProcessorPlugins'! Item was added: + ----- Method: GdbARMv6Plugin class>>moduleName (in category 'translation') ----- + moduleName + "Answer the receiver's module name that is used for the plugin's C code." + + ^superclass name asString! Item was added: + CogProcessorAlien variableByteSubclass: #GdbARMv8Alien + instanceVariableNames: '' + classVariableNames: '' + poolDictionaries: '' + category: 'Cog-Processors'! Item was added: + GdbARMv8Alien variableByteSubclass: #GdbARMv8Alien64 + instanceVariableNames: '' + classVariableNames: '' + poolDictionaries: '' + category: 'Cog-Processors'! Item was added: + ----- Method: GdbARMv8Alien64 class>>dataSize (in category 'instance creation') ----- + dataSize + ^2280! Item was added: + ----- Method: GdbARMv8Alien64>>d0 (in category 'accessing') ----- + d0 + ^self unsignedLongLongAt: 265! Item was added: + ----- Method: GdbARMv8Alien64>>d0: (in category 'accessing') ----- + d0: anUnsignedInteger + ^self unsignedLongLongAt: 265 put: anUnsignedInteger! Item was added: + ----- Method: GdbARMv8Alien64>>d1 (in category 'accessing') ----- + d1 + ^self unsignedLongLongAt: 281! Item was added: + ----- Method: GdbARMv8Alien64>>d10 (in category 'accessing') ----- + d10 + ^self unsignedLongLongAt: 425! Item was added: + ----- Method: GdbARMv8Alien64>>d10: (in category 'accessing') ----- + d10: anUnsignedInteger + ^self unsignedLongLongAt: 425 put: anUnsignedInteger! Item was added: + ----- Method: GdbARMv8Alien64>>d11 (in category 'accessing') ----- + d11 + ^self unsignedLongLongAt: 441! Item was added: + ----- Method: GdbARMv8Alien64>>d11: (in category 'accessing') ----- + d11: anUnsignedInteger + ^self unsignedLongLongAt: 441 put: anUnsignedInteger! Item was added: + ----- Method: GdbARMv8Alien64>>d12 (in category 'accessing') ----- + d12 + ^self unsignedLongLongAt: 457! Item was added: + ----- Method: GdbARMv8Alien64>>d12: (in category 'accessing') ----- + d12: anUnsignedInteger + ^self unsignedLongLongAt: 457 put: anUnsignedInteger! Item was added: + ----- Method: GdbARMv8Alien64>>d13 (in category 'accessing') ----- + d13 + ^self unsignedLongLongAt: 473! Item was added: + ----- Method: GdbARMv8Alien64>>d13: (in category 'accessing') ----- + d13: anUnsignedInteger + ^self unsignedLongLongAt: 473 put: anUnsignedInteger! Item was added: + ----- Method: GdbARMv8Alien64>>d14 (in category 'accessing') ----- + d14 + ^self unsignedLongLongAt: 489! Item was added: + ----- Method: GdbARMv8Alien64>>d14: (in category 'accessing') ----- + d14: anUnsignedInteger + ^self unsignedLongLongAt: 489 put: anUnsignedInteger! Item was added: + ----- Method: GdbARMv8Alien64>>d15 (in category 'accessing') ----- + d15 + ^self unsignedLongLongAt: 505! Item was added: + ----- Method: GdbARMv8Alien64>>d15: (in category 'accessing') ----- + d15: anUnsignedInteger + ^self unsignedLongLongAt: 505 put: anUnsignedInteger! Item was added: + ----- Method: GdbARMv8Alien64>>d16 (in category 'accessing') ----- + d16 + ^self unsignedLongLongAt: 521! Item was added: + ----- Method: GdbARMv8Alien64>>d16: (in category 'accessing') ----- + d16: anUnsignedInteger + ^self unsignedLongLongAt: 521 put: anUnsignedInteger! Item was added: + ----- Method: GdbARMv8Alien64>>d17 (in category 'accessing') ----- + d17 + ^self unsignedLongLongAt: 537! Item was added: + ----- Method: GdbARMv8Alien64>>d17: (in category 'accessing') ----- + d17: anUnsignedInteger + ^self unsignedLongLongAt: 537 put: anUnsignedInteger! Item was added: + ----- Method: GdbARMv8Alien64>>d18 (in category 'accessing') ----- + d18 + ^self unsignedLongLongAt: 553! Item was added: + ----- Method: GdbARMv8Alien64>>d18: (in category 'accessing') ----- + d18: anUnsignedInteger + ^self unsignedLongLongAt: 553 put: anUnsignedInteger! Item was added: + ----- Method: GdbARMv8Alien64>>d19 (in category 'accessing') ----- + d19 + ^self unsignedLongLongAt: 569! Item was added: + ----- Method: GdbARMv8Alien64>>d19: (in category 'accessing') ----- + d19: anUnsignedInteger + ^self unsignedLongLongAt: 569 put: anUnsignedInteger! Item was added: + ----- Method: GdbARMv8Alien64>>d1: (in category 'accessing') ----- + d1: anUnsignedInteger + ^self unsignedLongLongAt: 281 put: anUnsignedInteger! Item was added: + ----- Method: GdbARMv8Alien64>>d2 (in category 'accessing') ----- + d2 + ^self unsignedLongLongAt: 297! Item was added: + ----- Method: GdbARMv8Alien64>>d20 (in category 'accessing') ----- + d20 + ^self unsignedLongLongAt: 585! Item was added: + ----- Method: GdbARMv8Alien64>>d20: (in category 'accessing') ----- + d20: anUnsignedInteger + ^self unsignedLongLongAt: 585 put: anUnsignedInteger! Item was added: + ----- Method: GdbARMv8Alien64>>d21 (in category 'accessing') ----- + d21 + ^self unsignedLongLongAt: 601! Item was added: + ----- Method: GdbARMv8Alien64>>d21: (in category 'accessing') ----- + d21: anUnsignedInteger + ^self unsignedLongLongAt: 601 put: anUnsignedInteger! Item was added: + ----- Method: GdbARMv8Alien64>>d22 (in category 'accessing') ----- + d22 + ^self unsignedLongLongAt: 617! Item was added: + ----- Method: GdbARMv8Alien64>>d22: (in category 'accessing') ----- + d22: anUnsignedInteger + ^self unsignedLongLongAt: 617 put: anUnsignedInteger! Item was added: + ----- Method: GdbARMv8Alien64>>d23 (in category 'accessing') ----- + d23 + ^self unsignedLongLongAt: 633! Item was added: + ----- Method: GdbARMv8Alien64>>d23: (in category 'accessing') ----- + d23: anUnsignedInteger + ^self unsignedLongLongAt: 633 put: anUnsignedInteger! Item was added: + ----- Method: GdbARMv8Alien64>>d24 (in category 'accessing') ----- + d24 + ^self unsignedLongLongAt: 649! Item was added: + ----- Method: GdbARMv8Alien64>>d24: (in category 'accessing') ----- + d24: anUnsignedInteger + ^self unsignedLongLongAt: 649 put: anUnsignedInteger! Item was added: + ----- Method: GdbARMv8Alien64>>d25 (in category 'accessing') ----- + d25 + ^self unsignedLongLongAt: 665! Item was added: + ----- Method: GdbARMv8Alien64>>d25: (in category 'accessing') ----- + d25: anUnsignedInteger + ^self unsignedLongLongAt: 665 put: anUnsignedInteger! Item was added: + ----- Method: GdbARMv8Alien64>>d26 (in category 'accessing') ----- + d26 + ^self unsignedLongLongAt: 681! Item was added: + ----- Method: GdbARMv8Alien64>>d26: (in category 'accessing') ----- + d26: anUnsignedInteger + ^self unsignedLongLongAt: 681 put: anUnsignedInteger! Item was added: + ----- Method: GdbARMv8Alien64>>d27 (in category 'accessing') ----- + d27 + ^self unsignedLongLongAt: 697! Item was added: + ----- Method: GdbARMv8Alien64>>d27: (in category 'accessing') ----- + d27: anUnsignedInteger + ^self unsignedLongLongAt: 697 put: anUnsignedInteger! Item was added: + ----- Method: GdbARMv8Alien64>>d28 (in category 'accessing') ----- + d28 + ^self unsignedLongLongAt: 713! Item was added: + ----- Method: GdbARMv8Alien64>>d28: (in category 'accessing') ----- + d28: anUnsignedInteger + ^self unsignedLongLongAt: 713 put: anUnsignedInteger! Item was added: + ----- Method: GdbARMv8Alien64>>d29 (in category 'accessing') ----- + d29 + ^self unsignedLongLongAt: 729! Item was added: + ----- Method: GdbARMv8Alien64>>d29: (in category 'accessing') ----- + d29: anUnsignedInteger + ^self unsignedLongLongAt: 729 put: anUnsignedInteger! Item was added: + ----- Method: GdbARMv8Alien64>>d2: (in category 'accessing') ----- + d2: anUnsignedInteger + ^self unsignedLongLongAt: 297 put: anUnsignedInteger! Item was added: + ----- Method: GdbARMv8Alien64>>d3 (in category 'accessing') ----- + d3 + ^self unsignedLongLongAt: 313! Item was added: + ----- Method: GdbARMv8Alien64>>d30 (in category 'accessing') ----- + d30 + ^self unsignedLongLongAt: 745! Item was added: + ----- Method: GdbARMv8Alien64>>d30: (in category 'accessing') ----- + d30: anUnsignedInteger + ^self unsignedLongLongAt: 745 put: anUnsignedInteger! Item was added: + ----- Method: GdbARMv8Alien64>>d31 (in category 'accessing') ----- + d31 + ^self unsignedLongLongAt: 761! Item was added: + ----- Method: GdbARMv8Alien64>>d31: (in category 'accessing') ----- + d31: anUnsignedInteger + ^self unsignedLongLongAt: 761 put: anUnsignedInteger! Item was added: + ----- Method: GdbARMv8Alien64>>d3: (in category 'accessing') ----- + d3: anUnsignedInteger + ^self unsignedLongLongAt: 313 put: anUnsignedInteger! Item was added: + ----- Method: GdbARMv8Alien64>>d4 (in category 'accessing') ----- + d4 + ^self unsignedLongLongAt: 329! Item was added: + ----- Method: GdbARMv8Alien64>>d4: (in category 'accessing') ----- + d4: anUnsignedInteger + ^self unsignedLongLongAt: 329 put: anUnsignedInteger! Item was added: + ----- Method: GdbARMv8Alien64>>d5 (in category 'accessing') ----- + d5 + ^self unsignedLongLongAt: 345! Item was added: + ----- Method: GdbARMv8Alien64>>d5: (in category 'accessing') ----- + d5: anUnsignedInteger + ^self unsignedLongLongAt: 345 put: anUnsignedInteger! Item was added: + ----- Method: GdbARMv8Alien64>>d6 (in category 'accessing') ----- + d6 + ^self unsignedLongLongAt: 361! Item was added: + ----- Method: GdbARMv8Alien64>>d6: (in category 'accessing') ----- + d6: anUnsignedInteger + ^self unsignedLongLongAt: 361 put: anUnsignedInteger! Item was added: + ----- Method: GdbARMv8Alien64>>d7 (in category 'accessing') ----- + d7 + ^self unsignedLongLongAt: 377! Item was added: + ----- Method: GdbARMv8Alien64>>d7: (in category 'accessing') ----- + d7: anUnsignedInteger + ^self unsignedLongLongAt: 377 put: anUnsignedInteger! Item was added: + ----- Method: GdbARMv8Alien64>>d8 (in category 'accessing') ----- + d8 + ^self unsignedLongLongAt: 393! Item was added: + ----- Method: GdbARMv8Alien64>>d8: (in category 'accessing') ----- + d8: anUnsignedInteger + ^self unsignedLongLongAt: 393 put: anUnsignedInteger! Item was added: + ----- Method: GdbARMv8Alien64>>d9 (in category 'accessing') ----- + d9 + ^self unsignedLongLongAt: 409! Item was added: + ----- Method: GdbARMv8Alien64>>d9: (in category 'accessing') ----- + d9: anUnsignedInteger + ^self unsignedLongLongAt: 409 put: anUnsignedInteger! Item was added: + ----- Method: GdbARMv8Alien64>>fp (in category 'accessing') ----- + fp + ^self unsignedLongLongAt: 233! Item was added: + ----- Method: GdbARMv8Alien64>>fp: (in category 'accessing') ----- + fp: anUnsignedInteger + ^self unsignedLongLongAt: 233 put: anUnsignedInteger! Item was added: + ----- Method: GdbARMv8Alien64>>fpCPCR (in category 'accessing') ----- + fpCPCR + ^self unsignedLongLongAt: 793! Item was added: + ----- Method: GdbARMv8Alien64>>fpCPCR: (in category 'accessing') ----- + fpCPCR: anUnsignedInteger + ^self unsignedLongLongAt: 793 put: anUnsignedInteger! Item was added: + ----- Method: GdbARMv8Alien64>>fpCPSR (in category 'accessing') ----- + fpCPSR + ^self unsignedLongLongAt: 789! Item was added: + ----- Method: GdbARMv8Alien64>>fpCPSR: (in category 'accessing') ----- + fpCPSR: anUnsignedInteger + ^self unsignedLongLongAt: 789 put: anUnsignedInteger! Item was added: + ----- Method: GdbARMv8Alien64>>lr (in category 'accessing') ----- + lr + ^self unsignedLongLongAt: 241! Item was added: + ----- Method: GdbARMv8Alien64>>lr: (in category 'accessing') ----- + lr: anUnsignedInteger + ^self unsignedLongLongAt: 241 put: anUnsignedInteger! Item was added: + ----- Method: GdbARMv8Alien64>>nextpc (in category 'accessing') ----- + nextpc + ^self unsignedLongLongAt: 801! Item was added: + ----- Method: GdbARMv8Alien64>>nextpc: (in category 'accessing') ----- + nextpc: anUnsignedInteger + ^self unsignedLongLongAt: 801 put: anUnsignedInteger! Item was added: + ----- Method: GdbARMv8Alien64>>pc (in category 'accessing') ----- + pc + ^self unsignedLongLongAt: 777! Item was added: + ----- Method: GdbARMv8Alien64>>pc: (in category 'accessing') ----- + pc: anUnsignedInteger + ^self unsignedLongLongAt: 777 put: anUnsignedInteger! Item was added: + ----- Method: GdbARMv8Alien64>>r0 (in category 'accessing') ----- + r0 + ^self unsignedLongLongAt: 1! Item was added: + ----- Method: GdbARMv8Alien64>>r0: (in category 'accessing') ----- + r0: anUnsignedInteger + ^self unsignedLongLongAt: 1 put: anUnsignedInteger! Item was added: + ----- Method: GdbARMv8Alien64>>r1 (in category 'accessing') ----- + r1 + ^self unsignedLongLongAt: 9! Item was added: + ----- Method: GdbARMv8Alien64>>r10 (in category 'accessing') ----- + r10 + ^self unsignedLongLongAt: 81! Item was added: + ----- Method: GdbARMv8Alien64>>r10: (in category 'accessing') ----- + r10: anUnsignedInteger + ^self unsignedLongLongAt: 81 put: anUnsignedInteger! Item was added: + ----- Method: GdbARMv8Alien64>>r11 (in category 'accessing') ----- + r11 + ^self unsignedLongLongAt: 89! Item was added: + ----- Method: GdbARMv8Alien64>>r11: (in category 'accessing') ----- + r11: anUnsignedInteger + ^self unsignedLongLongAt: 89 put: anUnsignedInteger! Item was added: + ----- Method: GdbARMv8Alien64>>r12 (in category 'accessing') ----- + r12 + ^self unsignedLongLongAt: 97! Item was added: + ----- Method: GdbARMv8Alien64>>r12: (in category 'accessing') ----- + r12: anUnsignedInteger + ^self unsignedLongLongAt: 97 put: anUnsignedInteger! Item was added: + ----- Method: GdbARMv8Alien64>>r13 (in category 'accessing') ----- + r13 + ^self unsignedLongLongAt: 105! Item was added: + ----- Method: GdbARMv8Alien64>>r13: (in category 'accessing') ----- + r13: anUnsignedInteger + ^self unsignedLongLongAt: 105 put: anUnsignedInteger! Item was added: + ----- Method: GdbARMv8Alien64>>r14 (in category 'accessing') ----- + r14 + ^self unsignedLongLongAt: 113! Item was added: + ----- Method: GdbARMv8Alien64>>r14: (in category 'accessing') ----- + r14: anUnsignedInteger + ^self unsignedLongLongAt: 113 put: anUnsignedInteger! Item was added: + ----- Method: GdbARMv8Alien64>>r15 (in category 'accessing') ----- + r15 + ^self unsignedLongLongAt: 121! Item was added: + ----- Method: GdbARMv8Alien64>>r15: (in category 'accessing') ----- + r15: anUnsignedInteger + ^self unsignedLongLongAt: 121 put: anUnsignedInteger! Item was added: + ----- Method: GdbARMv8Alien64>>r16 (in category 'accessing') ----- + r16 + ^self unsignedLongLongAt: 129! Item was added: + ----- Method: GdbARMv8Alien64>>r16: (in category 'accessing') ----- + r16: anUnsignedInteger + ^self unsignedLongLongAt: 129 put: anUnsignedInteger! Item was added: + ----- Method: GdbARMv8Alien64>>r17 (in category 'accessing') ----- + r17 + ^self unsignedLongLongAt: 137! Item was added: + ----- Method: GdbARMv8Alien64>>r17: (in category 'accessing') ----- + r17: anUnsignedInteger + ^self unsignedLongLongAt: 137 put: anUnsignedInteger! Item was added: + ----- Method: GdbARMv8Alien64>>r18 (in category 'accessing') ----- + r18 + ^self unsignedLongLongAt: 145! Item was added: + ----- Method: GdbARMv8Alien64>>r18: (in category 'accessing') ----- + r18: anUnsignedInteger + ^self unsignedLongLongAt: 145 put: anUnsignedInteger! Item was added: + ----- Method: GdbARMv8Alien64>>r19 (in category 'accessing') ----- + r19 + ^self unsignedLongLongAt: 153! Item was added: + ----- Method: GdbARMv8Alien64>>r19: (in category 'accessing') ----- + r19: anUnsignedInteger + ^self unsignedLongLongAt: 153 put: anUnsignedInteger! Item was added: + ----- Method: GdbARMv8Alien64>>r1: (in category 'accessing') ----- + r1: anUnsignedInteger + ^self unsignedLongLongAt: 9 put: anUnsignedInteger! Item was added: + ----- Method: GdbARMv8Alien64>>r2 (in category 'accessing') ----- + r2 + ^self unsignedLongLongAt: 17! Item was added: + ----- Method: GdbARMv8Alien64>>r20 (in category 'accessing') ----- + r20 + ^self unsignedLongLongAt: 161! Item was added: + ----- Method: GdbARMv8Alien64>>r20: (in category 'accessing') ----- + r20: anUnsignedInteger + ^self unsignedLongLongAt: 161 put: anUnsignedInteger! Item was added: + ----- Method: GdbARMv8Alien64>>r21 (in category 'accessing') ----- + r21 + ^self unsignedLongLongAt: 169! Item was added: + ----- Method: GdbARMv8Alien64>>r21: (in category 'accessing') ----- + r21: anUnsignedInteger + ^self unsignedLongLongAt: 169 put: anUnsignedInteger! Item was added: + ----- Method: GdbARMv8Alien64>>r22 (in category 'accessing') ----- + r22 + ^self unsignedLongLongAt: 177! Item was added: + ----- Method: GdbARMv8Alien64>>r22: (in category 'accessing') ----- + r22: anUnsignedInteger + ^self unsignedLongLongAt: 177 put: anUnsignedInteger! Item was added: + ----- Method: GdbARMv8Alien64>>r23 (in category 'accessing') ----- + r23 + ^self unsignedLongLongAt: 185! Item was added: + ----- Method: GdbARMv8Alien64>>r23: (in category 'accessing') ----- + r23: anUnsignedInteger + ^self unsignedLongLongAt: 185 put: anUnsignedInteger! Item was added: + ----- Method: GdbARMv8Alien64>>r24 (in category 'accessing') ----- + r24 + ^self unsignedLongLongAt: 193! Item was added: + ----- Method: GdbARMv8Alien64>>r24: (in category 'accessing') ----- + r24: anUnsignedInteger + ^self unsignedLongLongAt: 193 put: anUnsignedInteger! Item was added: + ----- Method: GdbARMv8Alien64>>r25 (in category 'accessing') ----- + r25 + ^self unsignedLongLongAt: 201! Item was added: + ----- Method: GdbARMv8Alien64>>r25: (in category 'accessing') ----- + r25: anUnsignedInteger + ^self unsignedLongLongAt: 201 put: anUnsignedInteger! Item was added: + ----- Method: GdbARMv8Alien64>>r26 (in category 'accessing') ----- + r26 + ^self unsignedLongLongAt: 209! Item was added: + ----- Method: GdbARMv8Alien64>>r26: (in category 'accessing') ----- + r26: anUnsignedInteger + ^self unsignedLongLongAt: 209 put: anUnsignedInteger! Item was added: + ----- Method: GdbARMv8Alien64>>r27 (in category 'accessing') ----- + r27 + ^self unsignedLongLongAt: 217! Item was added: + ----- Method: GdbARMv8Alien64>>r27: (in category 'accessing') ----- + r27: anUnsignedInteger + ^self unsignedLongLongAt: 217 put: anUnsignedInteger! Item was added: + ----- Method: GdbARMv8Alien64>>r28 (in category 'accessing') ----- + r28 + ^self unsignedLongLongAt: 225! Item was added: + ----- Method: GdbARMv8Alien64>>r28: (in category 'accessing') ----- + r28: anUnsignedInteger + ^self unsignedLongLongAt: 225 put: anUnsignedInteger! Item was added: + ----- Method: GdbARMv8Alien64>>r2: (in category 'accessing') ----- + r2: anUnsignedInteger + ^self unsignedLongLongAt: 17 put: anUnsignedInteger! Item was added: + ----- Method: GdbARMv8Alien64>>r3 (in category 'accessing') ----- + r3 + ^self unsignedLongLongAt: 25! Item was added: + ----- Method: GdbARMv8Alien64>>r3: (in category 'accessing') ----- + r3: anUnsignedInteger + ^self unsignedLongLongAt: 25 put: anUnsignedInteger! Item was added: + ----- Method: GdbARMv8Alien64>>r4 (in category 'accessing') ----- + r4 + ^self unsignedLongLongAt: 33! Item was added: + ----- Method: GdbARMv8Alien64>>r4: (in category 'accessing') ----- + r4: anUnsignedInteger + ^self unsignedLongLongAt: 33 put: anUnsignedInteger! Item was added: + ----- Method: GdbARMv8Alien64>>r5 (in category 'accessing') ----- + r5 + ^self unsignedLongLongAt: 41! Item was added: + ----- Method: GdbARMv8Alien64>>r5: (in category 'accessing') ----- + r5: anUnsignedInteger + ^self unsignedLongLongAt: 41 put: anUnsignedInteger! Item was added: + ----- Method: GdbARMv8Alien64>>r6 (in category 'accessing') ----- + r6 + ^self unsignedLongLongAt: 49! Item was added: + ----- Method: GdbARMv8Alien64>>r6: (in category 'accessing') ----- + r6: anUnsignedInteger + ^self unsignedLongLongAt: 49 put: anUnsignedInteger! Item was added: + ----- Method: GdbARMv8Alien64>>r7 (in category 'accessing') ----- + r7 + ^self unsignedLongLongAt: 57! Item was added: + ----- Method: GdbARMv8Alien64>>r7: (in category 'accessing') ----- + r7: anUnsignedInteger + ^self unsignedLongLongAt: 57 put: anUnsignedInteger! Item was added: + ----- Method: GdbARMv8Alien64>>r8 (in category 'accessing') ----- + r8 + ^self unsignedLongLongAt: 65! Item was added: + ----- Method: GdbARMv8Alien64>>r8: (in category 'accessing') ----- + r8: anUnsignedInteger + ^self unsignedLongLongAt: 65 put: anUnsignedInteger! Item was added: + ----- Method: GdbARMv8Alien64>>r9 (in category 'accessing') ----- + r9 + ^self unsignedLongLongAt: 73! Item was added: + ----- Method: GdbARMv8Alien64>>r9: (in category 'accessing') ----- + r9: anUnsignedInteger + ^self unsignedLongLongAt: 73 put: anUnsignedInteger! Item was added: + ----- Method: GdbARMv8Alien64>>rawCPSR (in category 'accessing') ----- + rawCPSR + ^self unsignedLongLongAt: 785! Item was added: + ----- Method: GdbARMv8Alien64>>rawCPSR: (in category 'accessing') ----- + rawCPSR: anUnsignedInteger + ^self unsignedLongLongAt: 785 put: anUnsignedInteger! Item was added: + ----- Method: GdbARMv8Alien64>>sp (in category 'accessing') ----- + sp + ^self unsignedLongLongAt: 249! Item was added: + ----- Method: GdbARMv8Alien64>>sp: (in category 'accessing') ----- + sp: anUnsignedInteger + ^self unsignedLongLongAt: 249 put: anUnsignedInteger! Item was added: + GdbARMPlugin subclass: #GdbARMv8Plugin + instanceVariableNames: '' + classVariableNames: '' + poolDictionaries: '' + category: 'Cog-ProcessorPlugins'!

1 0

[OpenSmalltalk/opensmalltalk-vm] 7b54f3: Move the ARMv6/ARM32 processor simulator to the gd...
by Eliot Miranda 19 Nov '19

19 Nov '19

Branch: refs/heads/Cog Home: https://github.com/OpenSmalltalk/opensmalltalk-vm Commit: 7b54f324f15fa3092c0f6eac74ec58d978a2da85 https://github.com/OpenSmalltalk/opensmalltalk-vm/commit/7b54f324f15fa3092c… Author: Eliot Miranda <eliot.miranda(a)gmail.com> Date: 2019-11-18 (Mon, 18 Nov 2019) Changed paths: M build.linux32x86/gdbarm32/conf.COG M build.linux32x86/gdbarm32/makeem M build.linux64x64/gdbarm32/conf.COG M build.linux64x64/gdbarm32/makeem M build.macos32x86/gdbarm32/conf.COG M build.macos32x86/gdbarm32/makeem M build.macos64x64/gdbarm32/conf.COG M build.macos64x64/gdbarm32/makeem M platforms/iOS/plugins/GdbARMPlugin/Makefile M processors/ARM/exploration/Makefile M processors/ARM/exploration/Makefile64 M processors/ARM/exploration/printcpuctrl.c R processors/ARM/gdb-7.10/COPYING R processors/ARM/gdb-7.10/COPYING.LIB R processors/ARM/gdb-7.10/COPYING3 R processors/ARM/gdb-7.10/COPYING3.LIB R processors/ARM/gdb-7.10/ChangeLog R processors/ARM/gdb-7.10/MAINTAINERS R processors/ARM/gdb-7.10/Makefile.def R processors/ARM/gdb-7.10/Makefile.in R processors/ARM/gdb-7.10/Makefile.tpl R processors/ARM/gdb-7.10/README R processors/ARM/gdb-7.10/README-maintainer-mode R processors/ARM/gdb-7.10/bfd/.gitignore R processors/ARM/gdb-7.10/bfd/COPYING R processors/ARM/gdb-7.10/bfd/ChangeLog R processors/ARM/gdb-7.10/bfd/ChangeLog-0001 R processors/ARM/gdb-7.10/bfd/ChangeLog-0203 R processors/ARM/gdb-7.10/bfd/ChangeLog-2004 R processors/ARM/gdb-7.10/bfd/ChangeLog-2005 R processors/ARM/gdb-7.10/bfd/ChangeLog-2006 R processors/ARM/gdb-7.10/bfd/ChangeLog-2007 R processors/ARM/gdb-7.10/bfd/ChangeLog-2008 R processors/ARM/gdb-7.10/bfd/ChangeLog-2009 R processors/ARM/gdb-7.10/bfd/ChangeLog-2010 R processors/ARM/gdb-7.10/bfd/ChangeLog-2011 R processors/ARM/gdb-7.10/bfd/ChangeLog-2012 R processors/ARM/gdb-7.10/bfd/ChangeLog-2013 R processors/ARM/gdb-7.10/bfd/ChangeLog-2014 R processors/ARM/gdb-7.10/bfd/ChangeLog-9193 R processors/ARM/gdb-7.10/bfd/ChangeLog-9495 R processors/ARM/gdb-7.10/bfd/ChangeLog-9697 R processors/ARM/gdb-7.10/bfd/ChangeLog-9899 R processors/ARM/gdb-7.10/bfd/MAINTAINERS R processors/ARM/gdb-7.10/bfd/Makefile.am R processors/ARM/gdb-7.10/bfd/Makefile.in R processors/ARM/gdb-7.10/bfd/PORTING R processors/ARM/gdb-7.10/bfd/README R processors/ARM/gdb-7.10/bfd/TODO R processors/ARM/gdb-7.10/bfd/acinclude.m4 R processors/ARM/gdb-7.10/bfd/aclocal.m4 R processors/ARM/gdb-7.10/bfd/aix386-core.c R processors/ARM/gdb-7.10/bfd/aix5ppc-core.c R processors/ARM/gdb-7.10/bfd/aout-adobe.c R processors/ARM/gdb-7.10/bfd/aout-arm.c R processors/ARM/gdb-7.10/bfd/aout-cris.c R processors/ARM/gdb-7.10/bfd/aout-ns32k.c R processors/ARM/gdb-7.10/bfd/aout-sparcle.c R processors/ARM/gdb-7.10/bfd/aout-target.h R processors/ARM/gdb-7.10/bfd/aout-tic30.c R processors/ARM/gdb-7.10/bfd/aout0.c R processors/ARM/gdb-7.10/bfd/aout32.c R processors/ARM/gdb-7.10/bfd/aout64.c R processors/ARM/gdb-7.10/bfd/aoutf1.h R processors/ARM/gdb-7.10/bfd/aoutx.h R processors/ARM/gdb-7.10/bfd/archive.c R processors/ARM/gdb-7.10/bfd/archive64.c R processors/ARM/gdb-7.10/bfd/archures.c R processors/ARM/gdb-7.10/bfd/armnetbsd.c R processors/ARM/gdb-7.10/bfd/bfd-in.h R processors/ARM/gdb-7.10/bfd/bfd-in2.h R processors/ARM/gdb-7.10/bfd/bfd.c R processors/ARM/gdb-7.10/bfd/bfd.m4 R processors/ARM/gdb-7.10/bfd/bfdio.c R processors/ARM/gdb-7.10/bfd/bfdwin.c R processors/ARM/gdb-7.10/bfd/binary.c R processors/ARM/gdb-7.10/bfd/bout.c R processors/ARM/gdb-7.10/bfd/cache.c R processors/ARM/gdb-7.10/bfd/cf-i386lynx.c R processors/ARM/gdb-7.10/bfd/cf-sparclynx.c R processors/ARM/gdb-7.10/bfd/cisco-core.c R processors/ARM/gdb-7.10/bfd/coff-alpha.c R processors/ARM/gdb-7.10/bfd/coff-apollo.c R processors/ARM/gdb-7.10/bfd/coff-arm.c R processors/ARM/gdb-7.10/bfd/coff-aux.c R processors/ARM/gdb-7.10/bfd/coff-bfd.c R processors/ARM/gdb-7.10/bfd/coff-bfd.h R processors/ARM/gdb-7.10/bfd/coff-go32.c R processors/ARM/gdb-7.10/bfd/coff-h8300.c R processors/ARM/gdb-7.10/bfd/coff-h8500.c R processors/ARM/gdb-7.10/bfd/coff-i386.c R processors/ARM/gdb-7.10/bfd/coff-i860.c R processors/ARM/gdb-7.10/bfd/coff-i960.c R processors/ARM/gdb-7.10/bfd/coff-ia64.c R processors/ARM/gdb-7.10/bfd/coff-m68k.c R processors/ARM/gdb-7.10/bfd/coff-m88k.c R processors/ARM/gdb-7.10/bfd/coff-mcore.c R processors/ARM/gdb-7.10/bfd/coff-mips.c R processors/ARM/gdb-7.10/bfd/coff-ppc.c R processors/ARM/gdb-7.10/bfd/coff-rs6000.c R processors/ARM/gdb-7.10/bfd/coff-sh.c R processors/ARM/gdb-7.10/bfd/coff-sparc.c R processors/ARM/gdb-7.10/bfd/coff-stgo32.c R processors/ARM/gdb-7.10/bfd/coff-svm68k.c R processors/ARM/gdb-7.10/bfd/coff-tic30.c R processors/ARM/gdb-7.10/bfd/coff-tic4x.c R processors/ARM/gdb-7.10/bfd/coff-tic54x.c R processors/ARM/gdb-7.10/bfd/coff-tic80.c R processors/ARM/gdb-7.10/bfd/coff-u68k.c R processors/ARM/gdb-7.10/bfd/coff-w65.c R processors/ARM/gdb-7.10/bfd/coff-we32k.c R processors/ARM/gdb-7.10/bfd/coff-x86_64.c R processors/ARM/gdb-7.10/bfd/coff-z80.c R processors/ARM/gdb-7.10/bfd/coff-z8k.c R processors/ARM/gdb-7.10/bfd/coff64-rs6000.c R processors/ARM/gdb-7.10/bfd/coffcode.h R processors/ARM/gdb-7.10/bfd/coffgen.c R processors/ARM/gdb-7.10/bfd/cofflink.c R processors/ARM/gdb-7.10/bfd/coffswap.h R processors/ARM/gdb-7.10/bfd/compress.c R processors/ARM/gdb-7.10/bfd/config.bfd R processors/ARM/gdb-7.10/bfd/config.in R processors/ARM/gdb-7.10/bfd/configure R processors/ARM/gdb-7.10/bfd/configure.ac R processors/ARM/gdb-7.10/bfd/configure.com R processors/ARM/gdb-7.10/bfd/configure.host R processors/ARM/gdb-7.10/bfd/corefile.c R processors/ARM/gdb-7.10/bfd/cpu-aarch64.c R processors/ARM/gdb-7.10/bfd/cpu-alpha.c R processors/ARM/gdb-7.10/bfd/cpu-arc.c R processors/ARM/gdb-7.10/bfd/cpu-arm.c R processors/ARM/gdb-7.10/bfd/cpu-avr.c R processors/ARM/gdb-7.10/bfd/cpu-bfin.c R processors/ARM/gdb-7.10/bfd/cpu-cr16.c R processors/ARM/gdb-7.10/bfd/cpu-cr16c.c R processors/ARM/gdb-7.10/bfd/cpu-cris.c R processors/ARM/gdb-7.10/bfd/cpu-crx.c R processors/ARM/gdb-7.10/bfd/cpu-d10v.c R processors/ARM/gdb-7.10/bfd/cpu-d30v.c R processors/ARM/gdb-7.10/bfd/cpu-dlx.c R processors/ARM/gdb-7.10/bfd/cpu-epiphany.c R processors/ARM/gdb-7.10/bfd/cpu-fr30.c R processors/ARM/gdb-7.10/bfd/cpu-frv.c R processors/ARM/gdb-7.10/bfd/cpu-ft32.c R processors/ARM/gdb-7.10/bfd/cpu-h8300.c R processors/ARM/gdb-7.10/bfd/cpu-h8500.c R processors/ARM/gdb-7.10/bfd/cpu-hppa.c R processors/ARM/gdb-7.10/bfd/cpu-i370.c R processors/ARM/gdb-7.10/bfd/cpu-i386.c R processors/ARM/gdb-7.10/bfd/cpu-i860.c R processors/ARM/gdb-7.10/bfd/cpu-i960.c R processors/ARM/gdb-7.10/bfd/cpu-ia64-opc.c R processors/ARM/gdb-7.10/bfd/cpu-ia64.c R processors/ARM/gdb-7.10/bfd/cpu-iamcu.c R processors/ARM/gdb-7.10/bfd/cpu-ip2k.c R processors/ARM/gdb-7.10/bfd/cpu-iq2000.c R processors/ARM/gdb-7.10/bfd/cpu-k1om.c R processors/ARM/gdb-7.10/bfd/cpu-l1om.c R processors/ARM/gdb-7.10/bfd/cpu-lm32.c R processors/ARM/gdb-7.10/bfd/cpu-m10200.c R processors/ARM/gdb-7.10/bfd/cpu-m10300.c R processors/ARM/gdb-7.10/bfd/cpu-m32c.c R processors/ARM/gdb-7.10/bfd/cpu-m32r.c R processors/ARM/gdb-7.10/bfd/cpu-m68hc11.c R processors/ARM/gdb-7.10/bfd/cpu-m68hc12.c R processors/ARM/gdb-7.10/bfd/cpu-m68k.c R processors/ARM/gdb-7.10/bfd/cpu-m88k.c R processors/ARM/gdb-7.10/bfd/cpu-m9s12x.c R processors/ARM/gdb-7.10/bfd/cpu-m9s12xg.c R processors/ARM/gdb-7.10/bfd/cpu-mcore.c R processors/ARM/gdb-7.10/bfd/cpu-mep.c R processors/ARM/gdb-7.10/bfd/cpu-metag.c R processors/ARM/gdb-7.10/bfd/cpu-microblaze.c R processors/ARM/gdb-7.10/bfd/cpu-mips.c R processors/ARM/gdb-7.10/bfd/cpu-mmix.c R processors/ARM/gdb-7.10/bfd/cpu-moxie.c R processors/ARM/gdb-7.10/bfd/cpu-msp430.c R processors/ARM/gdb-7.10/bfd/cpu-mt.c R processors/ARM/gdb-7.10/bfd/cpu-nds32.c R processors/ARM/gdb-7.10/bfd/cpu-nios2.c R processors/ARM/gdb-7.10/bfd/cpu-ns32k.c R processors/ARM/gdb-7.10/bfd/cpu-or1k.c R processors/ARM/gdb-7.10/bfd/cpu-pdp11.c R processors/ARM/gdb-7.10/bfd/cpu-pj.c R processors/ARM/gdb-7.10/bfd/cpu-plugin.c R processors/ARM/gdb-7.10/bfd/cpu-powerpc.c R processors/ARM/gdb-7.10/bfd/cpu-rl78.c R processors/ARM/gdb-7.10/bfd/cpu-rs6000.c R processors/ARM/gdb-7.10/bfd/cpu-rx.c R processors/ARM/gdb-7.10/bfd/cpu-s390.c R processors/ARM/gdb-7.10/bfd/cpu-score.c R processors/ARM/gdb-7.10/bfd/cpu-sh.c R processors/ARM/gdb-7.10/bfd/cpu-sparc.c R processors/ARM/gdb-7.10/bfd/cpu-spu.c R processors/ARM/gdb-7.10/bfd/cpu-tic30.c R processors/ARM/gdb-7.10/bfd/cpu-tic4x.c R processors/ARM/gdb-7.10/bfd/cpu-tic54x.c R processors/ARM/gdb-7.10/bfd/cpu-tic6x.c R processors/ARM/gdb-7.10/bfd/cpu-tic80.c R processors/ARM/gdb-7.10/bfd/cpu-tilegx.c R processors/ARM/gdb-7.10/bfd/cpu-tilepro.c R processors/ARM/gdb-7.10/bfd/cpu-v850.c R processors/ARM/gdb-7.10/bfd/cpu-v850_rh850.c R processors/ARM/gdb-7.10/bfd/cpu-vax.c R processors/ARM/gdb-7.10/bfd/cpu-visium.c R processors/ARM/gdb-7.10/bfd/cpu-w65.c R processors/ARM/gdb-7.10/bfd/cpu-we32k.c R processors/ARM/gdb-7.10/bfd/cpu-xc16x.c R processors/ARM/gdb-7.10/bfd/cpu-xgate.c R processors/ARM/gdb-7.10/bfd/cpu-xstormy16.c R processors/ARM/gdb-7.10/bfd/cpu-xtensa.c R processors/ARM/gdb-7.10/bfd/cpu-z80.c R processors/ARM/gdb-7.10/bfd/cpu-z8k.c R processors/ARM/gdb-7.10/bfd/demo64.c R processors/ARM/gdb-7.10/bfd/dep-in.sed R processors/ARM/gdb-7.10/bfd/development.sh R processors/ARM/gdb-7.10/bfd/doc/ChangeLog R processors/ARM/gdb-7.10/bfd/doc/ChangeLog-9103 R processors/ARM/gdb-7.10/bfd/doc/Makefile.am R processors/ARM/gdb-7.10/bfd/doc/Makefile.in R processors/ARM/gdb-7.10/bfd/doc/aoutx.texi R processors/ARM/gdb-7.10/bfd/doc/archive.texi R processors/ARM/gdb-7.10/bfd/doc/archures.texi R processors/ARM/gdb-7.10/bfd/doc/bfd.info R processors/ARM/gdb-7.10/bfd/doc/bfd.texinfo R processors/ARM/gdb-7.10/bfd/doc/bfdint.texi R processors/ARM/gdb-7.10/bfd/doc/bfdio.texi R processors/ARM/gdb-7.10/bfd/doc/bfdsumm.texi R processors/ARM/gdb-7.10/bfd/doc/bfdt.texi R processors/ARM/gdb-7.10/bfd/doc/bfdver.texi R processors/ARM/gdb-7.10/bfd/doc/bfdwin.texi R processors/ARM/gdb-7.10/bfd/doc/cache.texi R processors/ARM/gdb-7.10/bfd/doc/chew.c R processors/ARM/gdb-7.10/bfd/doc/chw8494 R processors/ARM/gdb-7.10/bfd/doc/coffcode.texi R processors/ARM/gdb-7.10/bfd/doc/core.texi R processors/ARM/gdb-7.10/bfd/doc/doc.str R processors/ARM/gdb-7.10/bfd/doc/elf.texi R processors/ARM/gdb-7.10/bfd/doc/elfcode.texi R processors/ARM/gdb-7.10/bfd/doc/fdl.texi R processors/ARM/gdb-7.10/bfd/doc/format.texi R processors/ARM/gdb-7.10/bfd/doc/hash.texi R processors/ARM/gdb-7.10/bfd/doc/header.sed R processors/ARM/gdb-7.10/bfd/doc/init.texi R processors/ARM/gdb-7.10/bfd/doc/libbfd.texi R processors/ARM/gdb-7.10/bfd/doc/linker.texi R processors/ARM/gdb-7.10/bfd/doc/makefile.vms R processors/ARM/gdb-7.10/bfd/doc/mmo.texi R processors/ARM/gdb-7.10/bfd/doc/opncls.texi R processors/ARM/gdb-7.10/bfd/doc/proto.str R processors/ARM/gdb-7.10/bfd/doc/reloc.texi R processors/ARM/gdb-7.10/bfd/doc/section.texi R processors/ARM/gdb-7.10/bfd/doc/syms.texi R processors/ARM/gdb-7.10/bfd/doc/targets.texi R processors/ARM/gdb-7.10/bfd/dwarf1.c R processors/ARM/gdb-7.10/bfd/dwarf2.c R processors/ARM/gdb-7.10/bfd/ecoff.c R processors/ARM/gdb-7.10/bfd/ecofflink.c R processors/ARM/gdb-7.10/bfd/ecoffswap.h R processors/ARM/gdb-7.10/bfd/elf-attrs.c R processors/ARM/gdb-7.10/bfd/elf-bfd.h R processors/ARM/gdb-7.10/bfd/elf-eh-frame.c R processors/ARM/gdb-7.10/bfd/elf-hppa.h R processors/ARM/gdb-7.10/bfd/elf-ifunc.c R processors/ARM/gdb-7.10/bfd/elf-linux-psinfo.h R processors/ARM/gdb-7.10/bfd/elf-m10200.c R processors/ARM/gdb-7.10/bfd/elf-m10300.c R processors/ARM/gdb-7.10/bfd/elf-nacl.c R processors/ARM/gdb-7.10/bfd/elf-nacl.h R processors/ARM/gdb-7.10/bfd/elf-s390-common.c R processors/ARM/gdb-7.10/bfd/elf-strtab.c R processors/ARM/gdb-7.10/bfd/elf-vxworks.c R processors/ARM/gdb-7.10/bfd/elf-vxworks.h R processors/ARM/gdb-7.10/bfd/elf.c R processors/ARM/gdb-7.10/bfd/elf32-am33lin.c R processors/ARM/gdb-7.10/bfd/elf32-arc.c R processors/ARM/gdb-7.10/bfd/elf32-arm.c R processors/ARM/gdb-7.10/bfd/elf32-avr.c R processors/ARM/gdb-7.10/bfd/elf32-avr.h R processors/ARM/gdb-7.10/bfd/elf32-bfin.c R processors/ARM/gdb-7.10/bfd/elf32-cr16.c R processors/ARM/gdb-7.10/bfd/elf32-cr16c.c R processors/ARM/gdb-7.10/bfd/elf32-cris.c R processors/ARM/gdb-7.10/bfd/elf32-crx.c R processors/ARM/gdb-7.10/bfd/elf32-d10v.c R processors/ARM/gdb-7.10/bfd/elf32-d30v.c R processors/ARM/gdb-7.10/bfd/elf32-dlx.c R processors/ARM/gdb-7.10/bfd/elf32-epiphany.c R processors/ARM/gdb-7.10/bfd/elf32-fr30.c R processors/ARM/gdb-7.10/bfd/elf32-frv.c R processors/ARM/gdb-7.10/bfd/elf32-ft32.c R processors/ARM/gdb-7.10/bfd/elf32-gen.c R processors/ARM/gdb-7.10/bfd/elf32-h8300.c R processors/ARM/gdb-7.10/bfd/elf32-hppa.c R processors/ARM/gdb-7.10/bfd/elf32-hppa.h R processors/ARM/gdb-7.10/bfd/elf32-i370.c R processors/ARM/gdb-7.10/bfd/elf32-i386.c R processors/ARM/gdb-7.10/bfd/elf32-i860.c R processors/ARM/gdb-7.10/bfd/elf32-i960.c R processors/ARM/gdb-7.10/bfd/elf32-ip2k.c R processors/ARM/gdb-7.10/bfd/elf32-iq2000.c R processors/ARM/gdb-7.10/bfd/elf32-lm32.c R processors/ARM/gdb-7.10/bfd/elf32-m32c.c R processors/ARM/gdb-7.10/bfd/elf32-m32r.c R processors/ARM/gdb-7.10/bfd/elf32-m68hc11.c R processors/ARM/gdb-7.10/bfd/elf32-m68hc12.c R processors/ARM/gdb-7.10/bfd/elf32-m68hc1x.c R processors/ARM/gdb-7.10/bfd/elf32-m68hc1x.h R processors/ARM/gdb-7.10/bfd/elf32-m68k.c R processors/ARM/gdb-7.10/bfd/elf32-m88k.c R processors/ARM/gdb-7.10/bfd/elf32-mcore.c R processors/ARM/gdb-7.10/bfd/elf32-mep.c R processors/ARM/gdb-7.10/bfd/elf32-metag.c R processors/ARM/gdb-7.10/bfd/elf32-metag.h R processors/ARM/gdb-7.10/bfd/elf32-microblaze.c R processors/ARM/gdb-7.10/bfd/elf32-mips.c R processors/ARM/gdb-7.10/bfd/elf32-moxie.c R processors/ARM/gdb-7.10/bfd/elf32-msp430.c R processors/ARM/gdb-7.10/bfd/elf32-mt.c R processors/ARM/gdb-7.10/bfd/elf32-nds32.c R processors/ARM/gdb-7.10/bfd/elf32-nds32.h R processors/ARM/gdb-7.10/bfd/elf32-nios2.c R processors/ARM/gdb-7.10/bfd/elf32-nios2.h R processors/ARM/gdb-7.10/bfd/elf32-or1k.c R processors/ARM/gdb-7.10/bfd/elf32-pj.c R processors/ARM/gdb-7.10/bfd/elf32-ppc.c R processors/ARM/gdb-7.10/bfd/elf32-ppc.h R processors/ARM/gdb-7.10/bfd/elf32-rl78.c R processors/ARM/gdb-7.10/bfd/elf32-rx.c R processors/ARM/gdb-7.10/bfd/elf32-rx.h R processors/ARM/gdb-7.10/bfd/elf32-s390.c R processors/ARM/gdb-7.10/bfd/elf32-score.c R processors/ARM/gdb-7.10/bfd/elf32-score.h R processors/ARM/gdb-7.10/bfd/elf32-score7.c R processors/ARM/gdb-7.10/bfd/elf32-sh-relocs.h R processors/ARM/gdb-7.10/bfd/elf32-sh-symbian.c R processors/ARM/gdb-7.10/bfd/elf32-sh.c R processors/ARM/gdb-7.10/bfd/elf32-sh64-com.c R processors/ARM/gdb-7.10/bfd/elf32-sh64.c R processors/ARM/gdb-7.10/bfd/elf32-sh64.h R processors/ARM/gdb-7.10/bfd/elf32-sparc.c R processors/ARM/gdb-7.10/bfd/elf32-spu.c R processors/ARM/gdb-7.10/bfd/elf32-spu.h R processors/ARM/gdb-7.10/bfd/elf32-tic6x.c R processors/ARM/gdb-7.10/bfd/elf32-tic6x.h R processors/ARM/gdb-7.10/bfd/elf32-tilegx.c R processors/ARM/gdb-7.10/bfd/elf32-tilegx.h R processors/ARM/gdb-7.10/bfd/elf32-tilepro.c R processors/ARM/gdb-7.10/bfd/elf32-tilepro.h R processors/ARM/gdb-7.10/bfd/elf32-v850.c R processors/ARM/gdb-7.10/bfd/elf32-vax.c R processors/ARM/gdb-7.10/bfd/elf32-visium.c R processors/ARM/gdb-7.10/bfd/elf32-xc16x.c R processors/ARM/gdb-7.10/bfd/elf32-xgate.c R processors/ARM/gdb-7.10/bfd/elf32-xgate.h R processors/ARM/gdb-7.10/bfd/elf32-xstormy16.c R processors/ARM/gdb-7.10/bfd/elf32-xtensa.c R processors/ARM/gdb-7.10/bfd/elf32.c R processors/ARM/gdb-7.10/bfd/elf64-alpha.c R processors/ARM/gdb-7.10/bfd/elf64-gen.c R processors/ARM/gdb-7.10/bfd/elf64-hppa.c R processors/ARM/gdb-7.10/bfd/elf64-hppa.h R processors/ARM/gdb-7.10/bfd/elf64-ia64-vms.c R processors/ARM/gdb-7.10/bfd/elf64-mips.c R processors/ARM/gdb-7.10/bfd/elf64-mmix.c R processors/ARM/gdb-7.10/bfd/elf64-ppc.c R processors/ARM/gdb-7.10/bfd/elf64-ppc.h R processors/ARM/gdb-7.10/bfd/elf64-s390.c R processors/ARM/gdb-7.10/bfd/elf64-sh64.c R processors/ARM/gdb-7.10/bfd/elf64-sparc.c R processors/ARM/gdb-7.10/bfd/elf64-tilegx.c R processors/ARM/gdb-7.10/bfd/elf64-tilegx.h R processors/ARM/gdb-7.10/bfd/elf64-x86-64.c R processors/ARM/gdb-7.10/bfd/elf64.c R processors/ARM/gdb-7.10/bfd/elfcode.h R processors/ARM/gdb-7.10/bfd/elfcore.h R processors/ARM/gdb-7.10/bfd/elflink.c R processors/ARM/gdb-7.10/bfd/elfn32-mips.c R processors/ARM/gdb-7.10/bfd/elfnn-aarch64.c R processors/ARM/gdb-7.10/bfd/elfnn-ia64.c R processors/ARM/gdb-7.10/bfd/elfxx-aarch64.c R processors/ARM/gdb-7.10/bfd/elfxx-aarch64.h R processors/ARM/gdb-7.10/bfd/elfxx-ia64.c R processors/ARM/gdb-7.10/bfd/elfxx-ia64.h R processors/ARM/gdb-7.10/bfd/elfxx-mips.c R processors/ARM/gdb-7.10/bfd/elfxx-mips.h R processors/ARM/gdb-7.10/bfd/elfxx-sparc.c R processors/ARM/gdb-7.10/bfd/elfxx-sparc.h R processors/ARM/gdb-7.10/bfd/elfxx-target.h R processors/ARM/gdb-7.10/bfd/elfxx-tilegx.c R processors/ARM/gdb-7.10/bfd/elfxx-tilegx.h R processors/ARM/gdb-7.10/bfd/epoc-pe-arm.c R processors/ARM/gdb-7.10/bfd/epoc-pei-arm.c R processors/ARM/gdb-7.10/bfd/format.c R processors/ARM/gdb-7.10/bfd/freebsd.h R processors/ARM/gdb-7.10/bfd/gen-aout.c R processors/ARM/gdb-7.10/bfd/genlink.h R processors/ARM/gdb-7.10/bfd/go32stub.h R processors/ARM/gdb-7.10/bfd/hash.c R processors/ARM/gdb-7.10/bfd/host-aout.c R processors/ARM/gdb-7.10/bfd/hosts/alphalinux.h R processors/ARM/gdb-7.10/bfd/hosts/alphavms.h R processors/ARM/gdb-7.10/bfd/hosts/decstation.h R processors/ARM/gdb-7.10/bfd/hosts/delta68.h R processors/ARM/gdb-7.10/bfd/hosts/dpx2.h R processors/ARM/gdb-7.10/bfd/hosts/hp300bsd.h R processors/ARM/gdb-7.10/bfd/hosts/i386bsd.h R processors/ARM/gdb-7.10/bfd/hosts/i386linux.h R processors/ARM/gdb-7.10/bfd/hosts/i386mach3.h R processors/ARM/gdb-7.10/bfd/hosts/i386sco.h R processors/ARM/gdb-7.10/bfd/hosts/i860mach3.h R processors/ARM/gdb-7.10/bfd/hosts/m68kaux.h R processors/ARM/gdb-7.10/bfd/hosts/m68klinux.h R processors/ARM/gdb-7.10/bfd/hosts/m88kmach3.h R processors/ARM/gdb-7.10/bfd/hosts/mipsbsd.h R processors/ARM/gdb-7.10/bfd/hosts/mipsmach3.h R processors/ARM/gdb-7.10/bfd/hosts/news-mips.h R processors/ARM/gdb-7.10/bfd/hosts/news.h R processors/ARM/gdb-7.10/bfd/hosts/pc532mach.h R processors/ARM/gdb-7.10/bfd/hosts/riscos.h R processors/ARM/gdb-7.10/bfd/hosts/symmetry.h R processors/ARM/gdb-7.10/bfd/hosts/tahoe.h R processors/ARM/gdb-7.10/bfd/hosts/vaxbsd.h R processors/ARM/gdb-7.10/bfd/hosts/vaxlinux.h R processors/ARM/gdb-7.10/bfd/hosts/vaxult.h R processors/ARM/gdb-7.10/bfd/hosts/vaxult2.h R processors/ARM/gdb-7.10/bfd/hosts/x86-64linux.h R processors/ARM/gdb-7.10/bfd/hp300bsd.c R processors/ARM/gdb-7.10/bfd/hp300hpux.c R processors/ARM/gdb-7.10/bfd/hppabsd-core.c R processors/ARM/gdb-7.10/bfd/hpux-core.c R processors/ARM/gdb-7.10/bfd/i386aout.c R processors/ARM/gdb-7.10/bfd/i386bsd.c R processors/ARM/gdb-7.10/bfd/i386dynix.c R processors/ARM/gdb-7.10/bfd/i386freebsd.c R processors/ARM/gdb-7.10/bfd/i386linux.c R processors/ARM/gdb-7.10/bfd/i386lynx.c R processors/ARM/gdb-7.10/bfd/i386mach3.c R processors/ARM/gdb-7.10/bfd/i386msdos.c R processors/ARM/gdb-7.10/bfd/i386netbsd.c R processors/ARM/gdb-7.10/bfd/i386os9k.c R processors/ARM/gdb-7.10/bfd/ieee.c R processors/ARM/gdb-7.10/bfd/ihex.c R processors/ARM/gdb-7.10/bfd/init.c R processors/ARM/gdb-7.10/bfd/irix-core.c R processors/ARM/gdb-7.10/bfd/libaout.h R processors/ARM/gdb-7.10/bfd/libbfd-in.h R processors/ARM/gdb-7.10/bfd/libbfd.c R processors/ARM/gdb-7.10/bfd/libbfd.h R processors/ARM/gdb-7.10/bfd/libcoff-in.h R processors/ARM/gdb-7.10/bfd/libcoff.h R processors/ARM/gdb-7.10/bfd/libecoff.h R processors/ARM/gdb-7.10/bfd/libhppa.h R processors/ARM/gdb-7.10/bfd/libieee.h R processors/ARM/gdb-7.10/bfd/libnlm.h R processors/ARM/gdb-7.10/bfd/liboasys.h R processors/ARM/gdb-7.10/bfd/libpei.h R processors/ARM/gdb-7.10/bfd/libxcoff.h R processors/ARM/gdb-7.10/bfd/linker.c R processors/ARM/gdb-7.10/bfd/lynx-core.c R processors/ARM/gdb-7.10/bfd/m68k4knetbsd.c R processors/ARM/gdb-7.10/bfd/m68klinux.c R processors/ARM/gdb-7.10/bfd/m68knetbsd.c R processors/ARM/gdb-7.10/bfd/m88kmach3.c R processors/ARM/gdb-7.10/bfd/m88kopenbsd.c R processors/ARM/gdb-7.10/bfd/mach-o-i386.c R processors/ARM/gdb-7.10/bfd/mach-o-target.c R processors/ARM/gdb-7.10/bfd/mach-o-x86-64.c R processors/ARM/gdb-7.10/bfd/mach-o.c R processors/ARM/gdb-7.10/bfd/mach-o.h R processors/ARM/gdb-7.10/bfd/makefile.vms R processors/ARM/gdb-7.10/bfd/mep-relocs.pl R processors/ARM/gdb-7.10/bfd/merge.c R processors/ARM/gdb-7.10/bfd/mipsbsd.c R processors/ARM/gdb-7.10/bfd/mmo.c R processors/ARM/gdb-7.10/bfd/netbsd-core.c R processors/ARM/gdb-7.10/bfd/netbsd.h R processors/ARM/gdb-7.10/bfd/newsos3.c R processors/ARM/gdb-7.10/bfd/nlm-target.h R processors/ARM/gdb-7.10/bfd/nlm.c R processors/ARM/gdb-7.10/bfd/nlm32-alpha.c R processors/ARM/gdb-7.10/bfd/nlm32-i386.c R processors/ARM/gdb-7.10/bfd/nlm32-ppc.c R processors/ARM/gdb-7.10/bfd/nlm32-sparc.c R processors/ARM/gdb-7.10/bfd/nlm32.c R processors/ARM/gdb-7.10/bfd/nlm64.c R processors/ARM/gdb-7.10/bfd/nlmcode.h R processors/ARM/gdb-7.10/bfd/nlmswap.h R processors/ARM/gdb-7.10/bfd/ns32k.h R processors/ARM/gdb-7.10/bfd/ns32knetbsd.c R processors/ARM/gdb-7.10/bfd/oasys.c R processors/ARM/gdb-7.10/bfd/opncls.c R processors/ARM/gdb-7.10/bfd/osf-core.c R processors/ARM/gdb-7.10/bfd/pc532-mach.c R processors/ARM/gdb-7.10/bfd/pdp11.c R processors/ARM/gdb-7.10/bfd/pe-arm-wince.c R processors/ARM/gdb-7.10/bfd/pe-arm.c R processors/ARM/gdb-7.10/bfd/pe-i386.c R processors/ARM/gdb-7.10/bfd/pe-mcore.c R processors/ARM/gdb-7.10/bfd/pe-mips.c R processors/ARM/gdb-7.10/bfd/pe-ppc.c R processors/ARM/gdb-7.10/bfd/pe-sh.c R processors/ARM/gdb-7.10/bfd/pe-x86_64.c R processors/ARM/gdb-7.10/bfd/peXXigen.c R processors/ARM/gdb-7.10/bfd/pef-traceback.h R processors/ARM/gdb-7.10/bfd/pef.c R processors/ARM/gdb-7.10/bfd/pef.h R processors/ARM/gdb-7.10/bfd/pei-arm-wince.c R processors/ARM/gdb-7.10/bfd/pei-arm.c R processors/ARM/gdb-7.10/bfd/pei-i386.c R processors/ARM/gdb-7.10/bfd/pei-ia64.c R processors/ARM/gdb-7.10/bfd/pei-mcore.c R processors/ARM/gdb-7.10/bfd/pei-mips.c R processors/ARM/gdb-7.10/bfd/pei-ppc.c R processors/ARM/gdb-7.10/bfd/pei-sh.c R processors/ARM/gdb-7.10/bfd/pei-x86_64.c R processors/ARM/gdb-7.10/bfd/peicode.h R processors/ARM/gdb-7.10/bfd/plugin.c R processors/ARM/gdb-7.10/bfd/plugin.h R processors/ARM/gdb-7.10/bfd/po/BLD-POTFILES.in R processors/ARM/gdb-7.10/bfd/po/Make-in R processors/ARM/gdb-7.10/bfd/po/SRC-POTFILES.in R processors/ARM/gdb-7.10/bfd/po/bfd.pot R processors/ARM/gdb-7.10/bfd/po/da.gmo R processors/ARM/gdb-7.10/bfd/po/da.po R processors/ARM/gdb-7.10/bfd/po/es.gmo R processors/ARM/gdb-7.10/bfd/po/es.po R processors/ARM/gdb-7.10/bfd/po/fi.gmo R processors/ARM/gdb-7.10/bfd/po/fi.po R processors/ARM/gdb-7.10/bfd/po/fr.gmo R processors/ARM/gdb-7.10/bfd/po/fr.po R processors/ARM/gdb-7.10/bfd/po/id.gmo R processors/ARM/gdb-7.10/bfd/po/id.po R processors/ARM/gdb-7.10/bfd/po/ja.gmo R processors/ARM/gdb-7.10/bfd/po/ja.po R processors/ARM/gdb-7.10/bfd/po/ro.gmo R processors/ARM/gdb-7.10/bfd/po/ro.po R processors/ARM/gdb-7.10/bfd/po/ru.gmo R processors/ARM/gdb-7.10/bfd/po/ru.po R processors/ARM/gdb-7.10/bfd/po/rw.gmo R processors/ARM/gdb-7.10/bfd/po/rw.po R processors/ARM/gdb-7.10/bfd/po/sv.gmo R processors/ARM/gdb-7.10/bfd/po/sv.po R processors/ARM/gdb-7.10/bfd/po/tr.gmo R processors/ARM/gdb-7.10/bfd/po/tr.po R processors/ARM/gdb-7.10/bfd/po/uk.gmo R processors/ARM/gdb-7.10/bfd/po/uk.po R processors/ARM/gdb-7.10/bfd/po/vi.gmo R processors/ARM/gdb-7.10/bfd/po/vi.po R processors/ARM/gdb-7.10/bfd/po/zh_CN.gmo R processors/ARM/gdb-7.10/bfd/po/zh_CN.po R processors/ARM/gdb-7.10/bfd/ppcboot.c R processors/ARM/gdb-7.10/bfd/ptrace-core.c R processors/ARM/gdb-7.10/bfd/reloc.c R processors/ARM/gdb-7.10/bfd/reloc16.c R processors/ARM/gdb-7.10/bfd/riscix.c R processors/ARM/gdb-7.10/bfd/rs6000-core.c R processors/ARM/gdb-7.10/bfd/sco5-core.c R processors/ARM/gdb-7.10/bfd/section.c R processors/ARM/gdb-7.10/bfd/simple.c R processors/ARM/gdb-7.10/bfd/som.c R processors/ARM/gdb-7.10/bfd/som.h R processors/ARM/gdb-7.10/bfd/sparclinux.c R processors/ARM/gdb-7.10/bfd/sparclynx.c R processors/ARM/gdb-7.10/bfd/sparcnetbsd.c R processors/ARM/gdb-7.10/bfd/srec.c R processors/ARM/gdb-7.10/bfd/stab-syms.c R processors/ARM/gdb-7.10/bfd/stabs.c R processors/ARM/gdb-7.10/bfd/stamp-h.in R processors/ARM/gdb-7.10/bfd/sunos.c R processors/ARM/gdb-7.10/bfd/syms.c R processors/ARM/gdb-7.10/bfd/sysdep.h R processors/ARM/gdb-7.10/bfd/targets.c R processors/ARM/gdb-7.10/bfd/targmatch.sed R processors/ARM/gdb-7.10/bfd/tekhex.c R processors/ARM/gdb-7.10/bfd/trad-core.c R processors/ARM/gdb-7.10/bfd/vax1knetbsd.c R processors/ARM/gdb-7.10/bfd/vaxbsd.c R processors/ARM/gdb-7.10/bfd/vaxnetbsd.c R processors/ARM/gdb-7.10/bfd/verilog.c R processors/ARM/gdb-7.10/bfd/versados.c R processors/ARM/gdb-7.10/bfd/version.h R processors/ARM/gdb-7.10/bfd/version.m4 R processors/ARM/gdb-7.10/bfd/vms-alpha.c R processors/ARM/gdb-7.10/bfd/vms-lib.c R processors/ARM/gdb-7.10/bfd/vms-misc.c R processors/ARM/gdb-7.10/bfd/vms.h R processors/ARM/gdb-7.10/bfd/warning.m4 R processors/ARM/gdb-7.10/bfd/xcofflink.c R processors/ARM/gdb-7.10/bfd/xsym.c R processors/ARM/gdb-7.10/bfd/xsym.h R processors/ARM/gdb-7.10/bfd/xtensa-isa.c R processors/ARM/gdb-7.10/bfd/xtensa-modules.c R processors/ARM/gdb-7.10/compile R processors/ARM/gdb-7.10/config-ml.in R processors/ARM/gdb-7.10/config.guess R processors/ARM/gdb-7.10/config.rpath R processors/ARM/gdb-7.10/config.sub R processors/ARM/gdb-7.10/config/ChangeLog R processors/ARM/gdb-7.10/config/acinclude.m4 R processors/ARM/gdb-7.10/config/acx.m4 R processors/ARM/gdb-7.10/config/asmcfi.m4 R processors/ARM/gdb-7.10/config/bootstrap-O1.mk R processors/ARM/gdb-7.10/config/bootstrap-O3.mk R processors/ARM/gdb-7.10/config/bootstrap-asan.mk R processors/ARM/gdb-7.10/config/bootstrap-debug-big.mk R processors/ARM/gdb-7.10/config/bootstrap-debug-ckovw.mk R processors/ARM/gdb-7.10/config/bootstrap-debug-lean.mk R processors/ARM/gdb-7.10/config/bootstrap-debug-lib.mk R processors/ARM/gdb-7.10/config/bootstrap-debug.mk R processors/ARM/gdb-7.10/config/bootstrap-lto.mk R processors/ARM/gdb-7.10/config/bootstrap-time.mk R processors/ARM/gdb-7.10/config/bootstrap-ubsan.mk R processors/ARM/gdb-7.10/config/codeset.m4 R processors/ARM/gdb-7.10/config/depstand.m4 R processors/ARM/gdb-7.10/config/dfp.m4 R processors/ARM/gdb-7.10/config/elf.m4 R processors/ARM/gdb-7.10/config/enable.m4 R processors/ARM/gdb-7.10/config/extensions.m4 R processors/ARM/gdb-7.10/config/futex.m4 R processors/ARM/gdb-7.10/config/gc++filt.m4 R processors/ARM/gdb-7.10/config/gettext-sister.m4 R processors/ARM/gdb-7.10/config/gettext.m4 R processors/ARM/gdb-7.10/config/glibc21.m4 R processors/ARM/gdb-7.10/config/gthr.m4 R processors/ARM/gdb-7.10/config/gxx-include-dir.m4 R processors/ARM/gdb-7.10/config/iconv.m4 R processors/ARM/gdb-7.10/config/intdiv0.m4 R processors/ARM/gdb-7.10/config/inttypes-pri.m4 R processors/ARM/gdb-7.10/config/inttypes.m4 R processors/ARM/gdb-7.10/config/inttypes_h.m4 R processors/ARM/gdb-7.10/config/isl.m4 R processors/ARM/gdb-7.10/config/largefile.m4 R processors/ARM/gdb-7.10/config/lcmessage.m4 R processors/ARM/gdb-7.10/config/ld-symbolic.m4 R processors/ARM/gdb-7.10/config/lead-dot.m4 R processors/ARM/gdb-7.10/config/lib-ld.m4 R processors/ARM/gdb-7.10/config/lib-link.m4 R processors/ARM/gdb-7.10/config/lib-prefix.m4 R processors/ARM/gdb-7.10/config/libstdc++-raw-cxx.m4 R processors/ARM/gdb-7.10/config/lthostflags.m4 R processors/ARM/gdb-7.10/config/math.m4 R processors/ARM/gdb-7.10/config/mh-cygwin R processors/ARM/gdb-7.10/config/mh-darwin R processors/ARM/gdb-7.10/config/mh-djgpp R processors/ARM/gdb-7.10/config/mh-mingw R processors/ARM/gdb-7.10/config/mh-pa R processors/ARM/gdb-7.10/config/mh-pa-hpux10 R processors/ARM/gdb-7.10/config/mh-ppc-aix R processors/ARM/gdb-7.10/config/mmap.m4 R processors/ARM/gdb-7.10/config/mt-alphaieee R processors/ARM/gdb-7.10/config/mt-d30v R processors/ARM/gdb-7.10/config/mt-gnu R processors/ARM/gdb-7.10/config/mt-mips-elfoabi R processors/ARM/gdb-7.10/config/mt-mips-gnu R processors/ARM/gdb-7.10/config/mt-mips16-compat R processors/ARM/gdb-7.10/config/mt-nios2-elf R processors/ARM/gdb-7.10/config/mt-ospace R processors/ARM/gdb-7.10/config/mt-sde R processors/ARM/gdb-7.10/config/mt-spu R processors/ARM/gdb-7.10/config/multi.m4 R processors/ARM/gdb-7.10/config/nls.m4 R processors/ARM/gdb-7.10/config/no-executables.m4 R processors/ARM/gdb-7.10/config/override.m4 R processors/ARM/gdb-7.10/config/picflag.m4 R processors/ARM/gdb-7.10/config/plugins.m4 R processors/ARM/gdb-7.10/config/po.m4 R processors/ARM/gdb-7.10/config/proginstall.m4 R processors/ARM/gdb-7.10/config/progtest.m4 R processors/ARM/gdb-7.10/config/stdint.m4 R processors/ARM/gdb-7.10/config/stdint_h.m4 R processors/ARM/gdb-7.10/config/tcl.m4 R processors/ARM/gdb-7.10/config/tls.m4 R processors/ARM/gdb-7.10/config/uintmax_t.m4 R processors/ARM/gdb-7.10/config/ulonglong.m4 R processors/ARM/gdb-7.10/config/unwind_ipinfo.m4 R processors/ARM/gdb-7.10/config/warnings.m4 R processors/ARM/gdb-7.10/config/weakref.m4 R processors/ARM/gdb-7.10/config/zlib.m4 R processors/ARM/gdb-7.10/configure R processors/ARM/gdb-7.10/configure.ac R processors/ARM/gdb-7.10/depcomp R processors/ARM/gdb-7.10/include/COPYING R processors/ARM/gdb-7.10/include/COPYING3 R processors/ARM/gdb-7.10/include/ChangeLog R processors/ARM/gdb-7.10/include/ChangeLog-9103 R processors/ARM/gdb-7.10/include/MAINTAINERS R processors/ARM/gdb-7.10/include/alloca-conf.h R processors/ARM/gdb-7.10/include/ansidecl.h R processors/ARM/gdb-7.10/include/aout/ChangeLog R processors/ARM/gdb-7.10/include/aout/adobe.h R processors/ARM/gdb-7.10/include/aout/aout64.h R processors/ARM/gdb-7.10/include/aout/ar.h R processors/ARM/gdb-7.10/include/aout/dynix3.h R processors/ARM/gdb-7.10/include/aout/encap.h R processors/ARM/gdb-7.10/include/aout/host.h R processors/ARM/gdb-7.10/include/aout/hp.h R processors/ARM/gdb-7.10/include/aout/hp300hpux.h R processors/ARM/gdb-7.10/include/aout/hppa.h R processors/ARM/gdb-7.10/include/aout/ranlib.h R processors/ARM/gdb-7.10/include/aout/reloc.h R processors/ARM/gdb-7.10/include/aout/stab.def R processors/ARM/gdb-7.10/include/aout/stab_gnu.h R processors/ARM/gdb-7.10/include/aout/sun4.h R processors/ARM/gdb-7.10/include/bfdlink.h R processors/ARM/gdb-7.10/include/binary-io.h R processors/ARM/gdb-7.10/include/bout.h R processors/ARM/gdb-7.10/include/cgen/ChangeLog R processors/ARM/gdb-7.10/include/cgen/basic-modes.h R processors/ARM/gdb-7.10/include/cgen/basic-ops.h R processors/ARM/gdb-7.10/include/cgen/bitset.h R processors/ARM/gdb-7.10/include/coff/ChangeLog R processors/ARM/gdb-7.10/include/coff/ChangeLog-9103 R processors/ARM/gdb-7.10/include/coff/alpha.h R processors/ARM/gdb-7.10/include/coff/apollo.h R processors/ARM/gdb-7.10/include/coff/arm.h R processors/ARM/gdb-7.10/include/coff/aux-coff.h R processors/ARM/gdb-7.10/include/coff/ecoff.h R processors/ARM/gdb-7.10/include/coff/external.h R processors/ARM/gdb-7.10/include/coff/go32exe.h R processors/ARM/gdb-7.10/include/coff/h8300.h R processors/ARM/gdb-7.10/include/coff/h8500.h R processors/ARM/gdb-7.10/include/coff/i386.h R processors/ARM/gdb-7.10/include/coff/i860.h R processors/ARM/gdb-7.10/include/coff/i960.h R processors/ARM/gdb-7.10/include/coff/ia64.h R processors/ARM/gdb-7.10/include/coff/internal.h R processors/ARM/gdb-7.10/include/coff/m68k.h R processors/ARM/gdb-7.10/include/coff/m88k.h R processors/ARM/gdb-7.10/include/coff/mcore.h R processors/ARM/gdb-7.10/include/coff/mips.h R processors/ARM/gdb-7.10/include/coff/mipspe.h R processors/ARM/gdb-7.10/include/coff/pe.h R processors/ARM/gdb-7.10/include/coff/powerpc.h R processors/ARM/gdb-7.10/include/coff/rs6000.h R processors/ARM/gdb-7.10/include/coff/rs6k64.h R processors/ARM/gdb-7.10/include/coff/sh.h R processors/ARM/gdb-7.10/include/coff/sparc.h R processors/ARM/gdb-7.10/include/coff/sym.h R processors/ARM/gdb-7.10/include/coff/symconst.h R processors/ARM/gdb-7.10/include/coff/ti.h R processors/ARM/gdb-7.10/include/coff/tic30.h R processors/ARM/gdb-7.10/include/coff/tic4x.h R processors/ARM/gdb-7.10/include/coff/tic54x.h R processors/ARM/gdb-7.10/include/coff/tic80.h R processors/ARM/gdb-7.10/include/coff/w65.h R processors/ARM/gdb-7.10/include/coff/we32k.h R processors/ARM/gdb-7.10/include/coff/x86_64.h R processors/ARM/gdb-7.10/include/coff/xcoff.h R processors/ARM/gdb-7.10/include/coff/z80.h R processors/ARM/gdb-7.10/include/coff/z8k.h R processors/ARM/gdb-7.10/include/demangle.h R processors/ARM/gdb-7.10/include/dis-asm.h R processors/ARM/gdb-7.10/include/dwarf2.def R processors/ARM/gdb-7.10/include/dwarf2.h R processors/ARM/gdb-7.10/include/dyn-string.h R processors/ARM/gdb-7.10/include/elf/ChangeLog R processors/ARM/gdb-7.10/include/elf/ChangeLog-9103 R processors/ARM/gdb-7.10/include/elf/aarch64.h R processors/ARM/gdb-7.10/include/elf/alpha.h R processors/ARM/gdb-7.10/include/elf/arc.h R processors/ARM/gdb-7.10/include/elf/arm.h R processors/ARM/gdb-7.10/include/elf/avr.h R processors/ARM/gdb-7.10/include/elf/bfin.h R processors/ARM/gdb-7.10/include/elf/common.h R processors/ARM/gdb-7.10/include/elf/cr16.h R processors/ARM/gdb-7.10/include/elf/cr16c.h R processors/ARM/gdb-7.10/include/elf/cris.h R processors/ARM/gdb-7.10/include/elf/crx.h R processors/ARM/gdb-7.10/include/elf/d10v.h R processors/ARM/gdb-7.10/include/elf/d30v.h R processors/ARM/gdb-7.10/include/elf/dlx.h R processors/ARM/gdb-7.10/include/elf/dwarf.h R processors/ARM/gdb-7.10/include/elf/epiphany.h R processors/ARM/gdb-7.10/include/elf/external.h R processors/ARM/gdb-7.10/include/elf/fr30.h R processors/ARM/gdb-7.10/include/elf/frv.h R processors/ARM/gdb-7.10/include/elf/ft32.h R processors/ARM/gdb-7.10/include/elf/h8.h R processors/ARM/gdb-7.10/include/elf/hppa.h R processors/ARM/gdb-7.10/include/elf/i370.h R processors/ARM/gdb-7.10/include/elf/i386.h R processors/ARM/gdb-7.10/include/elf/i860.h R processors/ARM/gdb-7.10/include/elf/i960.h R processors/ARM/gdb-7.10/include/elf/ia64.h R processors/ARM/gdb-7.10/include/elf/internal.h R processors/ARM/gdb-7.10/include/elf/ip2k.h R processors/ARM/gdb-7.10/include/elf/iq2000.h R processors/ARM/gdb-7.10/include/elf/lm32.h R processors/ARM/gdb-7.10/include/elf/m32c.h R processors/ARM/gdb-7.10/include/elf/m32r.h R processors/ARM/gdb-7.10/include/elf/m68hc11.h R processors/ARM/gdb-7.10/include/elf/m68k.h R processors/ARM/gdb-7.10/include/elf/mcore.h R processors/ARM/gdb-7.10/include/elf/mep.h R processors/ARM/gdb-7.10/include/elf/metag.h R processors/ARM/gdb-7.10/include/elf/microblaze.h R processors/ARM/gdb-7.10/include/elf/mips.h R processors/ARM/gdb-7.10/include/elf/mmix.h R processors/ARM/gdb-7.10/include/elf/mn10200.h R processors/ARM/gdb-7.10/include/elf/mn10300.h R processors/ARM/gdb-7.10/include/elf/moxie.h R processors/ARM/gdb-7.10/include/elf/msp430.h R processors/ARM/gdb-7.10/include/elf/mt.h R processors/ARM/gdb-7.10/include/elf/nds32.h R processors/ARM/gdb-7.10/include/elf/nios2.h R processors/ARM/gdb-7.10/include/elf/or1k.h R processors/ARM/gdb-7.10/include/elf/pj.h R processors/ARM/gdb-7.10/include/elf/ppc.h R processors/ARM/gdb-7.10/include/elf/ppc64.h R processors/ARM/gdb-7.10/include/elf/reloc-macros.h R processors/ARM/gdb-7.10/include/elf/rl78.h R processors/ARM/gdb-7.10/include/elf/rx.h R processors/ARM/gdb-7.10/include/elf/s390.h R processors/ARM/gdb-7.10/include/elf/score.h R processors/ARM/gdb-7.10/include/elf/sh.h R processors/ARM/gdb-7.10/include/elf/sparc.h R processors/ARM/gdb-7.10/include/elf/spu.h R processors/ARM/gdb-7.10/include/elf/tic6x-attrs.h R processors/ARM/gdb-7.10/include/elf/tic6x.h R processors/ARM/gdb-7.10/include/elf/tilegx.h R processors/ARM/gdb-7.10/include/elf/tilepro.h R processors/ARM/gdb-7.10/include/elf/v850.h R processors/ARM/gdb-7.10/include/elf/vax.h R processors/ARM/gdb-7.10/include/elf/visium.h R processors/ARM/gdb-7.10/include/elf/vxworks.h R processors/ARM/gdb-7.10/include/elf/x86-64.h R processors/ARM/gdb-7.10/include/elf/xc16x.h R processors/ARM/gdb-7.10/include/elf/xgate.h R processors/ARM/gdb-7.10/include/elf/xstormy16.h R processors/ARM/gdb-7.10/include/elf/xtensa.h R processors/ARM/gdb-7.10/include/fibheap.h R processors/ARM/gdb-7.10/include/filenames.h R processors/ARM/gdb-7.10/include/floatformat.h R processors/ARM/gdb-7.10/include/fnmatch.h R processors/ARM/gdb-7.10/include/fopen-bin.h R processors/ARM/gdb-7.10/include/fopen-same.h R processors/ARM/gdb-7.10/include/fopen-vms.h R processors/ARM/gdb-7.10/include/gcc-c-fe.def R processors/ARM/gdb-7.10/include/gcc-c-interface.h R processors/ARM/gdb-7.10/include/gcc-interface.h R processors/ARM/gdb-7.10/include/gdb/ChangeLog R processors/ARM/gdb-7.10/include/gdb/callback.h R processors/ARM/gdb-7.10/include/gdb/fileio.h R processors/ARM/gdb-7.10/include/gdb/gdb-index.h R processors/ARM/gdb-7.10/include/gdb/remote-sim.h R processors/ARM/gdb-7.10/include/gdb/section-scripts.h R processors/ARM/gdb-7.10/include/gdb/signals.def R processors/ARM/gdb-7.10/include/gdb/signals.h R processors/ARM/gdb-7.10/include/gdb/sim-arm.h R processors/ARM/gdb-7.10/include/gdb/sim-bfin.h R processors/ARM/gdb-7.10/include/gdb/sim-cr16.h R processors/ARM/gdb-7.10/include/gdb/sim-d10v.h R processors/ARM/gdb-7.10/include/gdb/sim-frv.h R processors/ARM/gdb-7.10/include/gdb/sim-ft32.h R processors/ARM/gdb-7.10/include/gdb/sim-h8300.h R processors/ARM/gdb-7.10/include/gdb/sim-lm32.h R processors/ARM/gdb-7.10/include/gdb/sim-m32c.h R processors/ARM/gdb-7.10/include/gdb/sim-ppc.h R processors/ARM/gdb-7.10/include/gdb/sim-rl78.h R processors/ARM/gdb-7.10/include/gdb/sim-rx.h R processors/ARM/gdb-7.10/include/gdb/sim-sh.h R processors/ARM/gdb-7.10/include/getopt.h R processors/ARM/gdb-7.10/include/hashtab.h R processors/ARM/gdb-7.10/include/hp-symtab.h R processors/ARM/gdb-7.10/include/ieee.h R processors/ARM/gdb-7.10/include/leb128.h R processors/ARM/gdb-7.10/include/libiberty.h R processors/ARM/gdb-7.10/include/longlong.h R processors/ARM/gdb-7.10/include/lto-symtab.h R processors/ARM/gdb-7.10/include/mach-o/ChangeLog R processors/ARM/gdb-7.10/include/mach-o/arm.h R processors/ARM/gdb-7.10/include/mach-o/codesign.h R processors/ARM/gdb-7.10/include/mach-o/external.h R processors/ARM/gdb-7.10/include/mach-o/loader.h R processors/ARM/gdb-7.10/include/mach-o/reloc.h R processors/ARM/gdb-7.10/include/mach-o/unwind.h R processors/ARM/gdb-7.10/include/mach-o/x86-64.h R processors/ARM/gdb-7.10/include/md5.h R processors/ARM/gdb-7.10/include/nlm/ChangeLog R processors/ARM/gdb-7.10/include/nlm/alpha-ext.h R processors/ARM/gdb-7.10/include/nlm/common.h R processors/ARM/gdb-7.10/include/nlm/external.h R processors/ARM/gdb-7.10/include/nlm/i386-ext.h R processors/ARM/gdb-7.10/include/nlm/internal.h R processors/ARM/gdb-7.10/include/nlm/ppc-ext.h R processors/ARM/gdb-7.10/include/nlm/sparc32-ext.h R processors/ARM/gdb-7.10/include/oasys.h R processors/ARM/gdb-7.10/include/objalloc.h R processors/ARM/gdb-7.10/include/obstack.h R processors/ARM/gdb-7.10/include/opcode/ChangeLog R processors/ARM/gdb-7.10/include/opcode/ChangeLog-9103 R processors/ARM/gdb-7.10/include/opcode/aarch64.h R processors/ARM/gdb-7.10/include/opcode/alpha.h R processors/ARM/gdb-7.10/include/opcode/arc.h R processors/ARM/gdb-7.10/include/opcode/arm.h R processors/ARM/gdb-7.10/include/opcode/avr.h R processors/ARM/gdb-7.10/include/opcode/bfin.h R processors/ARM/gdb-7.10/include/opcode/cgen.h R processors/ARM/gdb-7.10/include/opcode/convex.h R processors/ARM/gdb-7.10/include/opcode/cr16.h R processors/ARM/gdb-7.10/include/opcode/cris.h R processors/ARM/gdb-7.10/include/opcode/crx.h R processors/ARM/gdb-7.10/include/opcode/d10v.h R processors/ARM/gdb-7.10/include/opcode/d30v.h R processors/ARM/gdb-7.10/include/opcode/dlx.h R processors/ARM/gdb-7.10/include/opcode/ft32.h R processors/ARM/gdb-7.10/include/opcode/h8300.h R processors/ARM/gdb-7.10/include/opcode/hppa.h R processors/ARM/gdb-7.10/include/opcode/i370.h R processors/ARM/gdb-7.10/include/opcode/i386.h R processors/ARM/gdb-7.10/include/opcode/i860.h R processors/ARM/gdb-7.10/include/opcode/i960.h R processors/ARM/gdb-7.10/include/opcode/ia64.h R processors/ARM/gdb-7.10/include/opcode/m68hc11.h R processors/ARM/gdb-7.10/include/opcode/m68k.h R processors/ARM/gdb-7.10/include/opcode/m88k.h R processors/ARM/gdb-7.10/include/opcode/metag.h R processors/ARM/gdb-7.10/include/opcode/mips.h R processors/ARM/gdb-7.10/include/opcode/mmix.h R processors/ARM/gdb-7.10/include/opcode/mn10200.h R processors/ARM/gdb-7.10/include/opcode/mn10300.h R processors/ARM/gdb-7.10/include/opcode/moxie.h R processors/ARM/gdb-7.10/include/opcode/msp430-decode.h R processors/ARM/gdb-7.10/include/opcode/msp430.h R processors/ARM/gdb-7.10/include/opcode/nds32.h R processors/ARM/gdb-7.10/include/opcode/nios2.h R processors/ARM/gdb-7.10/include/opcode/nios2r1.h R processors/ARM/gdb-7.10/include/opcode/nios2r2.h R processors/ARM/gdb-7.10/include/opcode/np1.h R processors/ARM/gdb-7.10/include/opcode/ns32k.h R processors/ARM/gdb-7.10/include/opcode/pdp11.h R processors/ARM/gdb-7.10/include/opcode/pj.h R processors/ARM/gdb-7.10/include/opcode/pn.h R processors/ARM/gdb-7.10/include/opcode/ppc.h R processors/ARM/gdb-7.10/include/opcode/pyr.h R processors/ARM/gdb-7.10/include/opcode/rl78.h R processors/ARM/gdb-7.10/include/opcode/rx.h R processors/ARM/gdb-7.10/include/opcode/s390.h R processors/ARM/gdb-7.10/include/opcode/score-datadep.h R processors/ARM/gdb-7.10/include/opcode/score-inst.h R processors/ARM/gdb-7.10/include/opcode/sparc.h R processors/ARM/gdb-7.10/include/opcode/spu-insns.h R processors/ARM/gdb-7.10/include/opcode/spu.h R processors/ARM/gdb-7.10/include/opcode/tahoe.h R processors/ARM/gdb-7.10/include/opcode/tic30.h R processors/ARM/gdb-7.10/include/opcode/tic4x.h R processors/ARM/gdb-7.10/include/opcode/tic54x.h R processors/ARM/gdb-7.10/include/opcode/tic6x-control-registers.h R processors/ARM/gdb-7.10/include/opcode/tic6x-insn-formats.h R processors/ARM/gdb-7.10/include/opcode/tic6x-opcode-table.h R processors/ARM/gdb-7.10/include/opcode/tic6x.h R processors/ARM/gdb-7.10/include/opcode/tic80.h R processors/ARM/gdb-7.10/include/opcode/tilegx.h R processors/ARM/gdb-7.10/include/opcode/tilepro.h R processors/ARM/gdb-7.10/include/opcode/v850.h R processors/ARM/gdb-7.10/include/opcode/vax.h R processors/ARM/gdb-7.10/include/opcode/visium.h R processors/ARM/gdb-7.10/include/opcode/xgate.h R processors/ARM/gdb-7.10/include/os9k.h R processors/ARM/gdb-7.10/include/partition.h R processors/ARM/gdb-7.10/include/plugin-api.h R processors/ARM/gdb-7.10/include/progress.h R processors/ARM/gdb-7.10/include/safe-ctype.h R processors/ARM/gdb-7.10/include/sha1.h R processors/ARM/gdb-7.10/include/simple-object.h R processors/ARM/gdb-7.10/include/som/ChangeLog R processors/ARM/gdb-7.10/include/som/aout.h R processors/ARM/gdb-7.10/include/som/clock.h R processors/ARM/gdb-7.10/include/som/internal.h R processors/ARM/gdb-7.10/include/som/lst.h R processors/ARM/gdb-7.10/include/som/reloc.h R processors/ARM/gdb-7.10/include/sort.h R processors/ARM/gdb-7.10/include/splay-tree.h R processors/ARM/gdb-7.10/include/symcat.h R processors/ARM/gdb-7.10/include/timeval-utils.h R processors/ARM/gdb-7.10/include/vms/ChangeLog R processors/ARM/gdb-7.10/include/vms/dcx.h R processors/ARM/gdb-7.10/include/vms/dmt.h R processors/ARM/gdb-7.10/include/vms/dsc.h R processors/ARM/gdb-7.10/include/vms/dst.h R processors/ARM/gdb-7.10/include/vms/eeom.h R processors/ARM/gdb-7.10/include/vms/egps.h R processors/ARM/gdb-7.10/include/vms/egsd.h R processors/ARM/gdb-7.10/include/vms/egst.h R processors/ARM/gdb-7.10/include/vms/egsy.h R processors/ARM/gdb-7.10/include/vms/eiaf.h R processors/ARM/gdb-7.10/include/vms/eicp.h R processors/ARM/gdb-7.10/include/vms/eidc.h R processors/ARM/gdb-7.10/include/vms/eiha.h R processors/ARM/gdb-7.10/include/vms/eihd.h R processors/ARM/gdb-7.10/include/vms/eihi.h R processors/ARM/gdb-7.10/include/vms/eihs.h R processors/ARM/gdb-7.10/include/vms/eihvn.h R processors/ARM/gdb-7.10/include/vms/eisd.h R processors/ARM/gdb-7.10/include/vms/emh.h R processors/ARM/gdb-7.10/include/vms/eobjrec.h R processors/ARM/gdb-7.10/include/vms/esdf.h R processors/ARM/gdb-7.10/include/vms/esdfm.h R processors/ARM/gdb-7.10/include/vms/esdfv.h R processors/ARM/gdb-7.10/include/vms/esgps.h R processors/ARM/gdb-7.10/include/vms/esrf.h R processors/ARM/gdb-7.10/include/vms/etir.h R processors/ARM/gdb-7.10/include/vms/internal.h R processors/ARM/gdb-7.10/include/vms/lbr.h R processors/ARM/gdb-7.10/include/vms/prt.h R processors/ARM/gdb-7.10/include/vms/shl.h R processors/ARM/gdb-7.10/include/vtv-change-permission.h R processors/ARM/gdb-7.10/include/xregex.h R processors/ARM/gdb-7.10/include/xregex2.h R processors/ARM/gdb-7.10/include/xtensa-config.h R processors/ARM/gdb-7.10/include/xtensa-isa-internal.h R processors/ARM/gdb-7.10/include/xtensa-isa.h R processors/ARM/gdb-7.10/install-sh R processors/ARM/gdb-7.10/libiberty/.gitignore R processors/ARM/gdb-7.10/libiberty/COPYING.LIB R processors/ARM/gdb-7.10/libiberty/ChangeLog R processors/ARM/gdb-7.10/libiberty/ChangeLog.jit R processors/ARM/gdb-7.10/libiberty/Makefile.in R processors/ARM/gdb-7.10/libiberty/README R processors/ARM/gdb-7.10/libiberty/_doprnt.c R processors/ARM/gdb-7.10/libiberty/aclocal.m4 R processors/ARM/gdb-7.10/libiberty/alloca.c R processors/ARM/gdb-7.10/libiberty/argv.c R processors/ARM/gdb-7.10/libiberty/asprintf.c R processors/ARM/gdb-7.10/libiberty/at-file.texi R processors/ARM/gdb-7.10/libiberty/atexit.c R processors/ARM/gdb-7.10/libiberty/basename.c R processors/ARM/gdb-7.10/libiberty/bcmp.c R processors/ARM/gdb-7.10/libiberty/bcopy.c R processors/ARM/gdb-7.10/libiberty/bsearch.c R processors/ARM/gdb-7.10/libiberty/bzero.c R processors/ARM/gdb-7.10/libiberty/calloc.c R processors/ARM/gdb-7.10/libiberty/choose-temp.c R processors/ARM/gdb-7.10/libiberty/clock.c R processors/ARM/gdb-7.10/libiberty/concat.c R processors/ARM/gdb-7.10/libiberty/config.h-vms R processors/ARM/gdb-7.10/libiberty/config.in R processors/ARM/gdb-7.10/libiberty/config/mh-aix R processors/ARM/gdb-7.10/libiberty/config/mh-cxux7 R processors/ARM/gdb-7.10/libiberty/config/mh-fbsd21 R processors/ARM/gdb-7.10/libiberty/config/mh-openedition R processors/ARM/gdb-7.10/libiberty/config/mh-windows R processors/ARM/gdb-7.10/libiberty/configure R processors/ARM/gdb-7.10/libiberty/configure.ac R processors/ARM/gdb-7.10/libiberty/configure.com R processors/ARM/gdb-7.10/libiberty/copying-lib.texi R processors/ARM/gdb-7.10/libiberty/copysign.c R processors/ARM/gdb-7.10/libiberty/cp-demangle.c R processors/ARM/gdb-7.10/libiberty/cp-demangle.h R processors/ARM/gdb-7.10/libiberty/cp-demint.c R processors/ARM/gdb-7.10/libiberty/cplus-dem.c R processors/ARM/gdb-7.10/libiberty/crc32.c R processors/ARM/gdb-7.10/libiberty/d-demangle.c R processors/ARM/gdb-7.10/libiberty/dwarfnames.c R processors/ARM/gdb-7.10/libiberty/dyn-string.c R processors/ARM/gdb-7.10/libiberty/fdmatch.c R processors/ARM/gdb-7.10/libiberty/ffs.c R processors/ARM/gdb-7.10/libiberty/fibheap.c R processors/ARM/gdb-7.10/libiberty/filename_cmp.c R processors/ARM/gdb-7.10/libiberty/floatformat.c R processors/ARM/gdb-7.10/libiberty/fnmatch.c R processors/ARM/gdb-7.10/libiberty/fnmatch.txh R processors/ARM/gdb-7.10/libiberty/fopen_unlocked.c R processors/ARM/gdb-7.10/libiberty/functions.texi R processors/ARM/gdb-7.10/libiberty/gather-docs R processors/ARM/gdb-7.10/libiberty/getcwd.c R processors/ARM/gdb-7.10/libiberty/getopt.c R processors/ARM/gdb-7.10/libiberty/getopt1.c R processors/ARM/gdb-7.10/libiberty/getpagesize.c R processors/ARM/gdb-7.10/libiberty/getpwd.c R processors/ARM/gdb-7.10/libiberty/getruntime.c R processors/ARM/gdb-7.10/libiberty/gettimeofday.c R processors/ARM/gdb-7.10/libiberty/hashtab.c R processors/ARM/gdb-7.10/libiberty/hex.c R processors/ARM/gdb-7.10/libiberty/index.c R processors/ARM/gdb-7.10/libiberty/insque.c R processors/ARM/gdb-7.10/libiberty/lbasename.c R processors/ARM/gdb-7.10/libiberty/libiberty.texi R processors/ARM/gdb-7.10/libiberty/lrealpath.c R processors/ARM/gdb-7.10/libiberty/maint-tool R processors/ARM/gdb-7.10/libiberty/make-relative-prefix.c R processors/ARM/gdb-7.10/libiberty/make-temp-file.c R processors/ARM/gdb-7.10/libiberty/makefile.vms R processors/ARM/gdb-7.10/libiberty/md5.c R processors/ARM/gdb-7.10/libiberty/memchr.c R processors/ARM/gdb-7.10/libiberty/memcmp.c R processors/ARM/gdb-7.10/libiberty/memcpy.c R processors/ARM/gdb-7.10/libiberty/memmem.c R processors/ARM/gdb-7.10/libiberty/memmove.c R processors/ARM/gdb-7.10/libiberty/mempcpy.c R processors/ARM/gdb-7.10/libiberty/memset.c R processors/ARM/gdb-7.10/libiberty/mkstemps.c R processors/ARM/gdb-7.10/libiberty/msdos.c R processors/ARM/gdb-7.10/libiberty/objalloc.c R processors/ARM/gdb-7.10/libiberty/obstack.c R processors/ARM/gdb-7.10/libiberty/obstacks.texi R processors/ARM/gdb-7.10/libiberty/partition.c R processors/ARM/gdb-7.10/libiberty/pex-common.c R processors/ARM/gdb-7.10/libiberty/pex-common.h R processors/ARM/gdb-7.10/libiberty/pex-djgpp.c R processors/ARM/gdb-7.10/libiberty/pex-msdos.c R processors/ARM/gdb-7.10/libiberty/pex-one.c R processors/ARM/gdb-7.10/libiberty/pex-unix.c R processors/ARM/gdb-7.10/libiberty/pex-win32.c R processors/ARM/gdb-7.10/libiberty/pexecute.c R processors/ARM/gdb-7.10/libiberty/pexecute.txh R processors/ARM/gdb-7.10/libiberty/physmem.c R processors/ARM/gdb-7.10/libiberty/putenv.c R processors/ARM/gdb-7.10/libiberty/random.c R processors/ARM/gdb-7.10/libiberty/regex.c R processors/ARM/gdb-7.10/libiberty/rename.c R processors/ARM/gdb-7.10/libiberty/rindex.c R processors/ARM/gdb-7.10/libiberty/safe-ctype.c R processors/ARM/gdb-7.10/libiberty/setenv.c R processors/ARM/gdb-7.10/libiberty/setproctitle.c R processors/ARM/gdb-7.10/libiberty/sha1.c R processors/ARM/gdb-7.10/libiberty/sigsetmask.c R processors/ARM/gdb-7.10/libiberty/simple-object-coff.c R processors/ARM/gdb-7.10/libiberty/simple-object-common.h R processors/ARM/gdb-7.10/libiberty/simple-object-elf.c R processors/ARM/gdb-7.10/libiberty/simple-object-mach-o.c R processors/ARM/gdb-7.10/libiberty/simple-object-xcoff.c R processors/ARM/gdb-7.10/libiberty/simple-object.c R processors/ARM/gdb-7.10/libiberty/simple-object.txh R processors/ARM/gdb-7.10/libiberty/snprintf.c R processors/ARM/gdb-7.10/libiberty/sort.c R processors/ARM/gdb-7.10/libiberty/spaces.c R processors/ARM/gdb-7.10/libiberty/splay-tree.c R processors/ARM/gdb-7.10/libiberty/stack-limit.c R processors/ARM/gdb-7.10/libiberty/stpcpy.c R processors/ARM/gdb-7.10/libiberty/stpncpy.c R processors/ARM/gdb-7.10/libiberty/strcasecmp.c R processors/ARM/gdb-7.10/libiberty/strchr.c R processors/ARM/gdb-7.10/libiberty/strdup.c R processors/ARM/gdb-7.10/libiberty/strerror.c R processors/ARM/gdb-7.10/libiberty/strncasecmp.c R processors/ARM/gdb-7.10/libiberty/strncmp.c R processors/ARM/gdb-7.10/libiberty/strndup.c R processors/ARM/gdb-7.10/libiberty/strnlen.c R processors/ARM/gdb-7.10/libiberty/strrchr.c R processors/ARM/gdb-7.10/libiberty/strsignal.c R processors/ARM/gdb-7.10/libiberty/strstr.c R processors/ARM/gdb-7.10/libiberty/strtod.c R processors/ARM/gdb-7.10/libiberty/strtol.c R processors/ARM/gdb-7.10/libiberty/strtoll.c R processors/ARM/gdb-7.10/libiberty/strtoul.c R processors/ARM/gdb-7.10/libiberty/strtoull.c R processors/ARM/gdb-7.10/libiberty/strverscmp.c R processors/ARM/gdb-7.10/libiberty/testsuite/Makefile.in R processors/ARM/gdb-7.10/libiberty/testsuite/d-demangle-expected R processors/ARM/gdb-7.10/libiberty/testsuite/demangle-expected R processors/ARM/gdb-7.10/libiberty/testsuite/demangler-fuzzer.c R processors/ARM/gdb-7.10/libiberty/testsuite/test-demangle.c R processors/ARM/gdb-7.10/libiberty/testsuite/test-expandargv.c R processors/ARM/gdb-7.10/libiberty/testsuite/test-pexecute.c R processors/ARM/gdb-7.10/libiberty/testsuite/test-strtol.c R processors/ARM/gdb-7.10/libiberty/timeval-utils.c R processors/ARM/gdb-7.10/libiberty/tmpnam.c R processors/ARM/gdb-7.10/libiberty/unlink-if-ordinary.c R processors/ARM/gdb-7.10/libiberty/vasprintf.c R processors/ARM/gdb-7.10/libiberty/vfork.c R processors/ARM/gdb-7.10/libiberty/vfprintf.c R processors/ARM/gdb-7.10/libiberty/vprintf-support.c R processors/ARM/gdb-7.10/libiberty/vprintf-support.h R processors/ARM/gdb-7.10/libiberty/vprintf.c R processors/ARM/gdb-7.10/libiberty/vsnprintf.c R processors/ARM/gdb-7.10/libiberty/vsprintf.c R processors/ARM/gdb-7.10/libiberty/waitpid.c R processors/ARM/gdb-7.10/libiberty/xasprintf.c R processors/ARM/gdb-7.10/libiberty/xatexit.c R processors/ARM/gdb-7.10/libiberty/xexit.c R processors/ARM/gdb-7.10/libiberty/xmalloc.c R processors/ARM/gdb-7.10/libiberty/xmemdup.c R processors/ARM/gdb-7.10/libiberty/xstrdup.c R processors/ARM/gdb-7.10/libiberty/xstrerror.c R processors/ARM/gdb-7.10/libiberty/xstrndup.c R processors/ARM/gdb-7.10/libiberty/xvasprintf.c R processors/ARM/gdb-7.10/ltmain.sh R processors/ARM/gdb-7.10/md5.sum R processors/ARM/gdb-7.10/missing R processors/ARM/gdb-7.10/mkdep R processors/ARM/gdb-7.10/mkinstalldirs R processors/ARM/gdb-7.10/move-if-change R processors/ARM/gdb-7.10/opcodes/.gitignore R processors/ARM/gdb-7.10/opcodes/ChangeLog R processors/ARM/gdb-7.10/opcodes/ChangeLog-0001 R processors/ARM/gdb-7.10/opcodes/ChangeLog-0203 R processors/ARM/gdb-7.10/opcodes/ChangeLog-2004 R processors/ARM/gdb-7.10/opcodes/ChangeLog-2005 R processors/ARM/gdb-7.10/opcodes/ChangeLog-2006 R processors/ARM/gdb-7.10/opcodes/ChangeLog-2007 R processors/ARM/gdb-7.10/opcodes/ChangeLog-2008 R processors/ARM/gdb-7.10/opcodes/ChangeLog-2009 R processors/ARM/gdb-7.10/opcodes/ChangeLog-2010 R processors/ARM/gdb-7.10/opcodes/ChangeLog-2011 R processors/ARM/gdb-7.10/opcodes/ChangeLog-2012 R processors/ARM/gdb-7.10/opcodes/ChangeLog-2013 R processors/ARM/gdb-7.10/opcodes/ChangeLog-2014 R processors/ARM/gdb-7.10/opcodes/ChangeLog-9297 R processors/ARM/gdb-7.10/opcodes/ChangeLog-9899 R processors/ARM/gdb-7.10/opcodes/MAINTAINERS R processors/ARM/gdb-7.10/opcodes/Makefile.am R processors/ARM/gdb-7.10/opcodes/Makefile.in R processors/ARM/gdb-7.10/opcodes/aarch64-asm-2.c R processors/ARM/gdb-7.10/opcodes/aarch64-asm.c R processors/ARM/gdb-7.10/opcodes/aarch64-asm.h R processors/ARM/gdb-7.10/opcodes/aarch64-dis-2.c R processors/ARM/gdb-7.10/opcodes/aarch64-dis.c R processors/ARM/gdb-7.10/opcodes/aarch64-dis.h R processors/ARM/gdb-7.10/opcodes/aarch64-gen.c R processors/ARM/gdb-7.10/opcodes/aarch64-opc-2.c R processors/ARM/gdb-7.10/opcodes/aarch64-opc.c R processors/ARM/gdb-7.10/opcodes/aarch64-opc.h R processors/ARM/gdb-7.10/opcodes/aarch64-tbl.h R processors/ARM/gdb-7.10/opcodes/aclocal.m4 R processors/ARM/gdb-7.10/opcodes/alpha-dis.c R processors/ARM/gdb-7.10/opcodes/alpha-opc.c R processors/ARM/gdb-7.10/opcodes/arc-dis.c R processors/ARM/gdb-7.10/opcodes/arc-dis.h R processors/ARM/gdb-7.10/opcodes/arc-ext.c R processors/ARM/gdb-7.10/opcodes/arc-ext.h R processors/ARM/gdb-7.10/opcodes/arc-opc.c R processors/ARM/gdb-7.10/opcodes/arm-dis.c R processors/ARM/gdb-7.10/opcodes/avr-dis.c R processors/ARM/gdb-7.10/opcodes/bfin-dis.c R processors/ARM/gdb-7.10/opcodes/cgen-asm.c R processors/ARM/gdb-7.10/opcodes/cgen-asm.in R processors/ARM/gdb-7.10/opcodes/cgen-bitset.c R processors/ARM/gdb-7.10/opcodes/cgen-dis.c R processors/ARM/gdb-7.10/opcodes/cgen-dis.in R processors/ARM/gdb-7.10/opcodes/cgen-ibld.in R processors/ARM/gdb-7.10/opcodes/cgen-opc.c R processors/ARM/gdb-7.10/opcodes/cgen.sh R processors/ARM/gdb-7.10/opcodes/config.in R processors/ARM/gdb-7.10/opcodes/configure R processors/ARM/gdb-7.10/opcodes/configure.ac R processors/ARM/gdb-7.10/opcodes/configure.com R processors/ARM/gdb-7.10/opcodes/cr16-dis.c R processors/ARM/gdb-7.10/opcodes/cr16-opc.c R processors/ARM/gdb-7.10/opcodes/cris-dis.c R processors/ARM/gdb-7.10/opcodes/cris-opc.c R processors/ARM/gdb-7.10/opcodes/crx-dis.c R processors/ARM/gdb-7.10/opcodes/crx-opc.c R processors/ARM/gdb-7.10/opcodes/d10v-dis.c R processors/ARM/gdb-7.10/opcodes/d10v-opc.c R processors/ARM/gdb-7.10/opcodes/d30v-dis.c R processors/ARM/gdb-7.10/opcodes/d30v-opc.c R processors/ARM/gdb-7.10/opcodes/dep-in.sed R processors/ARM/gdb-7.10/opcodes/dis-buf.c R processors/ARM/gdb-7.10/opcodes/dis-init.c R processors/ARM/gdb-7.10/opcodes/disassemble.c R processors/ARM/gdb-7.10/opcodes/dlx-dis.c R processors/ARM/gdb-7.10/opcodes/epiphany-asm.c R processors/ARM/gdb-7.10/opcodes/epiphany-desc.c R processors/ARM/gdb-7.10/opcodes/epiphany-desc.h R processors/ARM/gdb-7.10/opcodes/epiphany-dis.c R processors/ARM/gdb-7.10/opcodes/epiphany-ibld.c R processors/ARM/gdb-7.10/opcodes/epiphany-opc.c R processors/ARM/gdb-7.10/opcodes/epiphany-opc.h R processors/ARM/gdb-7.10/opcodes/fr30-asm.c R processors/ARM/gdb-7.10/opcodes/fr30-desc.c R processors/ARM/gdb-7.10/opcodes/fr30-desc.h R processors/ARM/gdb-7.10/opcodes/fr30-dis.c R processors/ARM/gdb-7.10/opcodes/fr30-ibld.c R processors/ARM/gdb-7.10/opcodes/fr30-opc.c R processors/ARM/gdb-7.10/opcodes/fr30-opc.h R processors/ARM/gdb-7.10/opcodes/frv-asm.c R processors/ARM/gdb-7.10/opcodes/frv-desc.c R processors/ARM/gdb-7.10/opcodes/frv-desc.h R processors/ARM/gdb-7.10/opcodes/frv-dis.c R processors/ARM/gdb-7.10/opcodes/frv-ibld.c R processors/ARM/gdb-7.10/opcodes/frv-opc.c R processors/ARM/gdb-7.10/opcodes/frv-opc.h R processors/ARM/gdb-7.10/opcodes/ft32-dis.c R processors/ARM/gdb-7.10/opcodes/ft32-opc.c R processors/ARM/gdb-7.10/opcodes/h8300-dis.c R processors/ARM/gdb-7.10/opcodes/h8500-dis.c R processors/ARM/gdb-7.10/opcodes/h8500-opc.h R processors/ARM/gdb-7.10/opcodes/hppa-dis.c R processors/ARM/gdb-7.10/opcodes/i370-dis.c R processors/ARM/gdb-7.10/opcodes/i370-opc.c R processors/ARM/gdb-7.10/opcodes/i386-dis-evex.h R processors/ARM/gdb-7.10/opcodes/i386-dis.c R processors/ARM/gdb-7.10/opcodes/i386-gen.c R processors/ARM/gdb-7.10/opcodes/i386-init.h R processors/ARM/gdb-7.10/opcodes/i386-opc.c R processors/ARM/gdb-7.10/opcodes/i386-opc.h R processors/ARM/gdb-7.10/opcodes/i386-opc.tbl R processors/ARM/gdb-7.10/opcodes/i386-reg.tbl R processors/ARM/gdb-7.10/opcodes/i386-tbl.h R processors/ARM/gdb-7.10/opcodes/i860-dis.c R processors/ARM/gdb-7.10/opcodes/i960-dis.c R processors/ARM/gdb-7.10/opcodes/ia64-asmtab.c R processors/ARM/gdb-7.10/opcodes/ia64-asmtab.h R processors/ARM/gdb-7.10/opcodes/ia64-dis.c R processors/ARM/gdb-7.10/opcodes/ia64-gen.c R processors/ARM/gdb-7.10/opcodes/ia64-ic.tbl R processors/ARM/gdb-7.10/opcodes/ia64-opc-a.c R processors/ARM/gdb-7.10/opcodes/ia64-opc-b.c R processors/ARM/gdb-7.10/opcodes/ia64-opc-d.c R processors/ARM/gdb-7.10/opcodes/ia64-opc-f.c R processors/ARM/gdb-7.10/opcodes/ia64-opc-i.c R processors/ARM/gdb-7.10/opcodes/ia64-opc-m.c R processors/ARM/gdb-7.10/opcodes/ia64-opc-x.c R processors/ARM/gdb-7.10/opcodes/ia64-opc.c R processors/ARM/gdb-7.10/opcodes/ia64-opc.h R processors/ARM/gdb-7.10/opcodes/ia64-raw.tbl R processors/ARM/gdb-7.10/opcodes/ia64-war.tbl R processors/ARM/gdb-7.10/opcodes/ia64-waw.tbl R processors/ARM/gdb-7.10/opcodes/ip2k-asm.c R processors/ARM/gdb-7.10/opcodes/ip2k-desc.c R processors/ARM/gdb-7.10/opcodes/ip2k-desc.h R processors/ARM/gdb-7.10/opcodes/ip2k-dis.c R processors/ARM/gdb-7.10/opcodes/ip2k-ibld.c R processors/ARM/gdb-7.10/opcodes/ip2k-opc.c R processors/ARM/gdb-7.10/opcodes/ip2k-opc.h R processors/ARM/gdb-7.10/opcodes/iq2000-asm.c R processors/ARM/gdb-7.10/opcodes/iq2000-desc.c R processors/ARM/gdb-7.10/opcodes/iq2000-desc.h R processors/ARM/gdb-7.10/opcodes/iq2000-dis.c R processors/ARM/gdb-7.10/opcodes/iq2000-ibld.c R processors/ARM/gdb-7.10/opcodes/iq2000-opc.c R processors/ARM/gdb-7.10/opcodes/iq2000-opc.h R processors/ARM/gdb-7.10/opcodes/lm32-asm.c R processors/ARM/gdb-7.10/opcodes/lm32-desc.c R processors/ARM/gdb-7.10/opcodes/lm32-desc.h R processors/ARM/gdb-7.10/opcodes/lm32-dis.c R processors/ARM/gdb-7.10/opcodes/lm32-ibld.c R processors/ARM/gdb-7.10/opcodes/lm32-opc.c R processors/ARM/gdb-7.10/opcodes/lm32-opc.h R processors/ARM/gdb-7.10/opcodes/lm32-opinst.c R processors/ARM/gdb-7.10/opcodes/m10200-dis.c R processors/ARM/gdb-7.10/opcodes/m10200-opc.c R processors/ARM/gdb-7.10/opcodes/m10300-dis.c R processors/ARM/gdb-7.10/opcodes/m10300-opc.c R processors/ARM/gdb-7.10/opcodes/m32c-asm.c R processors/ARM/gdb-7.10/opcodes/m32c-desc.c R processors/ARM/gdb-7.10/opcodes/m32c-desc.h R processors/ARM/gdb-7.10/opcodes/m32c-dis.c R processors/ARM/gdb-7.10/opcodes/m32c-ibld.c R processors/ARM/gdb-7.10/opcodes/m32c-opc.c R processors/ARM/gdb-7.10/opcodes/m32c-opc.h R processors/ARM/gdb-7.10/opcodes/m32r-asm.c R processors/ARM/gdb-7.10/opcodes/m32r-desc.c R processors/ARM/gdb-7.10/opcodes/m32r-desc.h R processors/ARM/gdb-7.10/opcodes/m32r-dis.c R processors/ARM/gdb-7.10/opcodes/m32r-ibld.c R processors/ARM/gdb-7.10/opcodes/m32r-opc.c R processors/ARM/gdb-7.10/opcodes/m32r-opc.h R processors/ARM/gdb-7.10/opcodes/m32r-opinst.c R processors/ARM/gdb-7.10/opcodes/m68hc11-dis.c R processors/ARM/gdb-7.10/opcodes/m68hc11-opc.c R processors/ARM/gdb-7.10/opcodes/m68k-dis.c R processors/ARM/gdb-7.10/opcodes/m68k-opc.c R processors/ARM/gdb-7.10/opcodes/m88k-dis.c R processors/ARM/gdb-7.10/opcodes/makefile.vms R processors/ARM/gdb-7.10/opcodes/mcore-dis.c R processors/ARM/gdb-7.10/opcodes/mcore-opc.h R processors/ARM/gdb-7.10/opcodes/mep-asm.c R processors/ARM/gdb-7.10/opcodes/mep-desc.c R processors/ARM/gdb-7.10/opcodes/mep-desc.h R processors/ARM/gdb-7.10/opcodes/mep-dis.c R processors/ARM/gdb-7.10/opcodes/mep-ibld.c R processors/ARM/gdb-7.10/opcodes/mep-opc.c R processors/ARM/gdb-7.10/opcodes/mep-opc.h R processors/ARM/gdb-7.10/opcodes/metag-dis.c R processors/ARM/gdb-7.10/opcodes/microblaze-dis.c R processors/ARM/gdb-7.10/opcodes/microblaze-dis.h R processors/ARM/gdb-7.10/opcodes/microblaze-opc.h R processors/ARM/gdb-7.10/opcodes/microblaze-opcm.h R processors/ARM/gdb-7.10/opcodes/micromips-opc.c R processors/ARM/gdb-7.10/opcodes/mips-dis.c R processors/ARM/gdb-7.10/opcodes/mips-formats.h R processors/ARM/gdb-7.10/opcodes/mips-opc.c R processors/ARM/gdb-7.10/opcodes/mips16-opc.c R processors/ARM/gdb-7.10/opcodes/mmix-dis.c R processors/ARM/gdb-7.10/opcodes/mmix-opc.c R processors/ARM/gdb-7.10/opcodes/moxie-dis.c R processors/ARM/gdb-7.10/opcodes/moxie-opc.c R processors/ARM/gdb-7.10/opcodes/msp430-decode.c R processors/ARM/gdb-7.10/opcodes/msp430-decode.opc R processors/ARM/gdb-7.10/opcodes/msp430-dis.c R processors/ARM/gdb-7.10/opcodes/mt-asm.c R processors/ARM/gdb-7.10/opcodes/mt-desc.c R processors/ARM/gdb-7.10/opcodes/mt-desc.h R processors/ARM/gdb-7.10/opcodes/mt-dis.c R processors/ARM/gdb-7.10/opcodes/mt-ibld.c R processors/ARM/gdb-7.10/opcodes/mt-opc.c R processors/ARM/gdb-7.10/opcodes/mt-opc.h R processors/ARM/gdb-7.10/opcodes/nds32-asm.c R processors/ARM/gdb-7.10/opcodes/nds32-asm.h R processors/ARM/gdb-7.10/opcodes/nds32-dis.c R processors/ARM/gdb-7.10/opcodes/nds32-opc.h R processors/ARM/gdb-7.10/opcodes/nios2-dis.c R processors/ARM/gdb-7.10/opcodes/nios2-opc.c R processors/ARM/gdb-7.10/opcodes/ns32k-dis.c R processors/ARM/gdb-7.10/opcodes/opc2c.c R processors/ARM/gdb-7.10/opcodes/opintl.h R processors/ARM/gdb-7.10/opcodes/or1k-asm.c R processors/ARM/gdb-7.10/opcodes/or1k-desc.c R processors/ARM/gdb-7.10/opcodes/or1k-desc.h R processors/ARM/gdb-7.10/opcodes/or1k-dis.c R processors/ARM/gdb-7.10/opcodes/or1k-ibld.c R processors/ARM/gdb-7.10/opcodes/or1k-opc.c R processors/ARM/gdb-7.10/opcodes/or1k-opc.h R processors/ARM/gdb-7.10/opcodes/or1k-opinst.c R processors/ARM/gdb-7.10/opcodes/pdp11-dis.c R processors/ARM/gdb-7.10/opcodes/pdp11-opc.c R processors/ARM/gdb-7.10/opcodes/pj-dis.c R processors/ARM/gdb-7.10/opcodes/pj-opc.c R processors/ARM/gdb-7.10/opcodes/po/Make-in R processors/ARM/gdb-7.10/opcodes/po/POTFILES.in R processors/ARM/gdb-7.10/opcodes/po/da.gmo R processors/ARM/gdb-7.10/opcodes/po/da.po R processors/ARM/gdb-7.10/opcodes/po/de.gmo R processors/ARM/gdb-7.10/opcodes/po/de.po R processors/ARM/gdb-7.10/opcodes/po/es.gmo R processors/ARM/gdb-7.10/opcodes/po/es.po R processors/ARM/gdb-7.10/opcodes/po/fi.gmo R processors/ARM/gdb-7.10/opcodes/po/fi.po R processors/ARM/gdb-7.10/opcodes/po/fr.gmo R processors/ARM/gdb-7.10/opcodes/po/fr.po R processors/ARM/gdb-7.10/opcodes/po/ga.gmo R processors/ARM/gdb-7.10/opcodes/po/ga.po R processors/ARM/gdb-7.10/opcodes/po/id.gmo R processors/ARM/gdb-7.10/opcodes/po/id.po R processors/ARM/gdb-7.10/opcodes/po/it.gmo R processors/ARM/gdb-7.10/opcodes/po/it.po R processors/ARM/gdb-7.10/opcodes/po/nl.gmo R processors/ARM/gdb-7.10/opcodes/po/nl.po R processors/ARM/gdb-7.10/opcodes/po/opcodes.pot R processors/ARM/gdb-7.10/opcodes/po/pt_BR.gmo R processors/ARM/gdb-7.10/opcodes/po/pt_BR.po R processors/ARM/gdb-7.10/opcodes/po/ro.gmo R processors/ARM/gdb-7.10/opcodes/po/ro.po R processors/ARM/gdb-7.10/opcodes/po/sv.gmo R processors/ARM/gdb-7.10/opcodes/po/sv.po R processors/ARM/gdb-7.10/opcodes/po/tr.gmo R processors/ARM/gdb-7.10/opcodes/po/tr.po R processors/ARM/gdb-7.10/opcodes/po/uk.gmo R processors/ARM/gdb-7.10/opcodes/po/uk.po R processors/ARM/gdb-7.10/opcodes/po/vi.gmo R processors/ARM/gdb-7.10/opcodes/po/vi.po R processors/ARM/gdb-7.10/opcodes/po/zh_CN.gmo R processors/ARM/gdb-7.10/opcodes/po/zh_CN.po R processors/ARM/gdb-7.10/opcodes/ppc-dis.c R processors/ARM/gdb-7.10/opcodes/ppc-opc.c R processors/ARM/gdb-7.10/opcodes/rl78-decode.c R processors/ARM/gdb-7.10/opcodes/rl78-decode.opc R processors/ARM/gdb-7.10/opcodes/rl78-dis.c R processors/ARM/gdb-7.10/opcodes/rx-decode.c R processors/ARM/gdb-7.10/opcodes/rx-decode.opc R processors/ARM/gdb-7.10/opcodes/rx-dis.c R processors/ARM/gdb-7.10/opcodes/s390-dis.c R processors/ARM/gdb-7.10/opcodes/s390-mkopc.c R processors/ARM/gdb-7.10/opcodes/s390-opc.c R processors/ARM/gdb-7.10/opcodes/s390-opc.txt R processors/ARM/gdb-7.10/opcodes/score-dis.c R processors/ARM/gdb-7.10/opcodes/score-opc.h R processors/ARM/gdb-7.10/opcodes/score7-dis.c R processors/ARM/gdb-7.10/opcodes/sh-dis.c R processors/ARM/gdb-7.10/opcodes/sh-opc.h R processors/ARM/gdb-7.10/opcodes/sh64-dis.c R processors/ARM/gdb-7.10/opcodes/sh64-opc.c R processors/ARM/gdb-7.10/opcodes/sh64-opc.h R processors/ARM/gdb-7.10/opcodes/sparc-dis.c R processors/ARM/gdb-7.10/opcodes/sparc-opc.c R processors/ARM/gdb-7.10/opcodes/spu-dis.c R processors/ARM/gdb-7.10/opcodes/spu-opc.c R processors/ARM/gdb-7.10/opcodes/stamp-h.in R processors/ARM/gdb-7.10/opcodes/sysdep.h R processors/ARM/gdb-7.10/opcodes/tic30-dis.c R processors/ARM/gdb-7.10/opcodes/tic4x-dis.c R processors/ARM/gdb-7.10/opcodes/tic54x-dis.c R processors/ARM/gdb-7.10/opcodes/tic54x-opc.c R processors/ARM/gdb-7.10/opcodes/tic6x-dis.c R processors/ARM/gdb-7.10/opcodes/tic80-dis.c R processors/ARM/gdb-7.10/opcodes/tic80-opc.c R processors/ARM/gdb-7.10/opcodes/tilegx-dis.c R processors/ARM/gdb-7.10/opcodes/tilegx-opc.c R processors/ARM/gdb-7.10/opcodes/tilepro-dis.c R processors/ARM/gdb-7.10/opcodes/tilepro-opc.c R processors/ARM/gdb-7.10/opcodes/v850-dis.c R processors/ARM/gdb-7.10/opcodes/v850-opc.c R processors/ARM/gdb-7.10/opcodes/vax-dis.c R processors/ARM/gdb-7.10/opcodes/visium-dis.c R processors/ARM/gdb-7.10/opcodes/visium-opc.c R processors/ARM/gdb-7.10/opcodes/w65-dis.c R processors/ARM/gdb-7.10/opcodes/w65-opc.h R processors/ARM/gdb-7.10/opcodes/xc16x-asm.c R processors/ARM/gdb-7.10/opcodes/xc16x-desc.c R processors/ARM/gdb-7.10/opcodes/xc16x-desc.h R processors/ARM/gdb-7.10/opcodes/xc16x-dis.c R processors/ARM/gdb-7.10/opcodes/xc16x-ibld.c R processors/ARM/gdb-7.10/opcodes/xc16x-opc.c R processors/ARM/gdb-7.10/opcodes/xc16x-opc.h R processors/ARM/gdb-7.10/opcodes/xgate-dis.c R processors/ARM/gdb-7.10/opcodes/xgate-opc.c R processors/ARM/gdb-7.10/opcodes/xstormy16-asm.c R processors/ARM/gdb-7.10/opcodes/xstormy16-desc.c R processors/ARM/gdb-7.10/opcodes/xstormy16-desc.h R processors/ARM/gdb-7.10/opcodes/xstormy16-dis.c R processors/ARM/gdb-7.10/opcodes/xstormy16-ibld.c R processors/ARM/gdb-7.10/opcodes/xstormy16-opc.c R processors/ARM/gdb-7.10/opcodes/xstormy16-opc.h R processors/ARM/gdb-7.10/opcodes/xtensa-dis.c R processors/ARM/gdb-7.10/opcodes/z80-dis.c R processors/ARM/gdb-7.10/opcodes/z8k-dis.c R processors/ARM/gdb-7.10/opcodes/z8k-opc.h R processors/ARM/gdb-7.10/opcodes/z8kgen.c R processors/ARM/gdb-7.10/sim/.gitignore R processors/ARM/gdb-7.10/sim/ChangeLog R processors/ARM/gdb-7.10/sim/MAINTAINERS R processors/ARM/gdb-7.10/sim/Makefile.in R processors/ARM/gdb-7.10/sim/README-HACKING R processors/ARM/gdb-7.10/sim/arm/COPYING R processors/ARM/gdb-7.10/sim/arm/ChangeLog R processors/ARM/gdb-7.10/sim/arm/GdbARMPlugin.h R processors/ARM/gdb-7.10/sim/arm/Makefile.in R processors/ARM/gdb-7.10/sim/arm/README R processors/ARM/gdb-7.10/sim/arm/aclocal.m4 R processors/ARM/gdb-7.10/sim/arm/armcopro.c R processors/ARM/gdb-7.10/sim/arm/armdefs.h R processors/ARM/gdb-7.10/sim/arm/armemu.c R processors/ARM/gdb-7.10/sim/arm/armemu.h R processors/ARM/gdb-7.10/sim/arm/armfpe.h R processors/ARM/gdb-7.10/sim/arm/arminit.c R processors/ARM/gdb-7.10/sim/arm/armopts.h R processors/ARM/gdb-7.10/sim/arm/armos.c R processors/ARM/gdb-7.10/sim/arm/armos.h R processors/ARM/gdb-7.10/sim/arm/armrdi.c R processors/ARM/gdb-7.10/sim/arm/armsupp.c R processors/ARM/gdb-7.10/sim/arm/armulmem.c R processors/ARM/gdb-7.10/sim/arm/armvirt.c R processors/ARM/gdb-7.10/sim/arm/bag.c R processors/ARM/gdb-7.10/sim/arm/bag.h R processors/ARM/gdb-7.10/sim/arm/communicate.c R processors/ARM/gdb-7.10/sim/arm/communicate.h R processors/ARM/gdb-7.10/sim/arm/config.in R processors/ARM/gdb-7.10/sim/arm/configure R processors/ARM/gdb-7.10/sim/arm/configure.ac R processors/ARM/gdb-7.10/sim/arm/dbg_conf.h R processors/ARM/gdb-7.10/sim/arm/dbg_cp.h R processors/ARM/gdb-7.10/sim/arm/dbg_hif.h R processors/ARM/gdb-7.10/sim/arm/dbg_rdi.h R processors/ARM/gdb-7.10/sim/arm/gdbhost.c R processors/ARM/gdb-7.10/sim/arm/gdbhost.h R processors/ARM/gdb-7.10/sim/arm/hw-config.h R processors/ARM/gdb-7.10/sim/arm/iwmmxt.c R processors/ARM/gdb-7.10/sim/arm/iwmmxt.h R processors/ARM/gdb-7.10/sim/arm/kid.c R processors/ARM/gdb-7.10/sim/arm/libtool R processors/ARM/gdb-7.10/sim/arm/main.c R processors/ARM/gdb-7.10/sim/arm/maverick.c R processors/ARM/gdb-7.10/sim/arm/parent.c R processors/ARM/gdb-7.10/sim/arm/sim-main.h R processors/ARM/gdb-7.10/sim/arm/thumbemu.c R processors/ARM/gdb-7.10/sim/arm/version.c R processors/ARM/gdb-7.10/sim/arm/wrapper.c R processors/ARM/gdb-7.10/sim/avr/ChangeLog R processors/ARM/gdb-7.10/sim/avr/Makefile.in R processors/ARM/gdb-7.10/sim/avr/aclocal.m4 R processors/ARM/gdb-7.10/sim/avr/config.in R processors/ARM/gdb-7.10/sim/avr/configure R processors/ARM/gdb-7.10/sim/avr/configure.ac R processors/ARM/gdb-7.10/sim/avr/interp.c R processors/ARM/gdb-7.10/sim/avr/sim-main.h R processors/ARM/gdb-7.10/sim/bfin/ChangeLog R processors/ARM/gdb-7.10/sim/bfin/Makefile.in R processors/ARM/gdb-7.10/sim/bfin/TODO R processors/ARM/gdb-7.10/sim/bfin/aclocal.m4 R processors/ARM/gdb-7.10/sim/bfin/bfin-sim.c R processors/ARM/gdb-7.10/sim/bfin/bfin-sim.h R processors/ARM/gdb-7.10/sim/bfin/bfroms/all.h R processors/ARM/gdb-7.10/sim/bfin/bfroms/bf50x-0.0.h R processors/ARM/gdb-7.10/sim/bfin/bfroms/bf51x-0.0.h R processors/ARM/gdb-7.10/sim/bfin/bfroms/bf51x-0.1.h R processors/ARM/gdb-7.10/sim/bfin/bfroms/bf51x-0.2.h R processors/ARM/gdb-7.10/sim/bfin/bfroms/bf526-0.0.h R processors/ARM/gdb-7.10/sim/bfin/bfroms/bf526-0.1.h R processors/ARM/gdb-7.10/sim/bfin/bfroms/bf526-0.2.h R processors/ARM/gdb-7.10/sim/bfin/bfroms/bf527-0.0.h R processors/ARM/gdb-7.10/sim/bfin/bfroms/bf527-0.1.h R processors/ARM/gdb-7.10/sim/bfin/bfroms/bf527-0.2.h R processors/ARM/gdb-7.10/sim/bfin/bfroms/bf533-0.1.h R processors/ARM/gdb-7.10/sim/bfin/bfroms/bf533-0.2.h R processors/ARM/gdb-7.10/sim/bfin/bfroms/bf533-0.3.h R processors/ARM/gdb-7.10/sim/bfin/bfroms/bf537-0.0.h R processors/ARM/gdb-7.10/sim/bfin/bfroms/bf537-0.1.h R processors/ARM/gdb-7.10/sim/bfin/bfroms/bf537-0.3.h R processors/ARM/gdb-7.10/sim/bfin/bfroms/bf538-0.0.h R processors/ARM/gdb-7.10/sim/bfin/bfroms/bf54x-0.0.h R processors/ARM/gdb-7.10/sim/bfin/bfroms/bf54x-0.1.h R processors/ARM/gdb-7.10/sim/bfin/bfroms/bf54x-0.2.h R processors/ARM/gdb-7.10/sim/bfin/bfroms/bf54x-0.4.h R processors/ARM/gdb-7.10/sim/bfin/bfroms/bf54x_l1-0.0.h R processors/ARM/gdb-7.10/sim/bfin/bfroms/bf54x_l1-0.1.h R processors/ARM/gdb-7.10/sim/bfin/bfroms/bf54x_l1-0.2.h R processors/ARM/gdb-7.10/sim/bfin/bfroms/bf54x_l1-0.4.h R processors/ARM/gdb-7.10/sim/bfin/bfroms/bf561-0.5.h R processors/ARM/gdb-7.10/sim/bfin/bfroms/bf59x-0.0.h R processors/ARM/gdb-7.10/sim/bfin/bfroms/bf59x_l1-0.1.h R processors/ARM/gdb-7.10/sim/bfin/config.in R processors/ARM/gdb-7.10/sim/bfin/configure R processors/ARM/gdb-7.10/sim/bfin/configure.ac R processors/ARM/gdb-7.10/sim/bfin/devices.c R processors/ARM/gdb-7.10/sim/bfin/devices.h R processors/ARM/gdb-7.10/sim/bfin/dv-bfin_cec.c R processors/ARM/gdb-7.10/sim/bfin/dv-bfin_cec.h R processors/ARM/gdb-7.10/sim/bfin/dv-bfin_ctimer.c R processors/ARM/gdb-7.10/sim/bfin/dv-bfin_ctimer.h R processors/ARM/gdb-7.10/sim/bfin/dv-bfin_dma.c R processors/ARM/gdb-7.10/sim/bfin/dv-bfin_dma.h R processors/ARM/gdb-7.10/sim/bfin/dv-bfin_dmac.c R processors/ARM/gdb-7.10/sim/bfin/dv-bfin_dmac.h R processors/ARM/gdb-7.10/sim/bfin/dv-bfin_ebiu_amc.c R processors/ARM/gdb-7.10/sim/bfin/dv-bfin_ebiu_amc.h R processors/ARM/gdb-7.10/sim/bfin/dv-bfin_ebiu_ddrc.c R processors/ARM/gdb-7.10/sim/bfin/dv-bfin_ebiu_ddrc.h R processors/ARM/gdb-7.10/sim/bfin/dv-bfin_ebiu_sdc.c R processors/ARM/gdb-7.10/sim/bfin/dv-bfin_ebiu_sdc.h R processors/ARM/gdb-7.10/sim/bfin/dv-bfin_emac.c R processors/ARM/gdb-7.10/sim/bfin/dv-bfin_emac.h R processors/ARM/gdb-7.10/sim/bfin/dv-bfin_eppi.c R processors/ARM/gdb-7.10/sim/bfin/dv-bfin_eppi.h R processors/ARM/gdb-7.10/sim/bfin/dv-bfin_evt.c R processors/ARM/gdb-7.10/sim/bfin/dv-bfin_evt.h R processors/ARM/gdb-7.10/sim/bfin/dv-bfin_gpio.c R processors/ARM/gdb-7.10/sim/bfin/dv-bfin_gpio.h R processors/ARM/gdb-7.10/sim/bfin/dv-bfin_gpio2.c R processors/ARM/gdb-7.10/sim/bfin/dv-bfin_gpio2.h R processors/ARM/gdb-7.10/sim/bfin/dv-bfin_gptimer.c R processors/ARM/gdb-7.10/sim/bfin/dv-bfin_gptimer.h R processors/ARM/gdb-7.10/sim/bfin/dv-bfin_jtag.c R processors/ARM/gdb-7.10/sim/bfin/dv-bfin_jtag.h R processors/ARM/gdb-7.10/sim/bfin/dv-bfin_mmu.c R processors/ARM/gdb-7.10/sim/bfin/dv-bfin_mmu.h R processors/ARM/gdb-7.10/sim/bfin/dv-bfin_nfc.c R processors/ARM/gdb-7.10/sim/bfin/dv-bfin_nfc.h R processors/ARM/gdb-7.10/sim/bfin/dv-bfin_otp.c R processors/ARM/gdb-7.10/sim/bfin/dv-bfin_otp.h R processors/ARM/gdb-7.10/sim/bfin/dv-bfin_pfmon.c R processors/ARM/gdb-7.10/sim/bfin/dv-bfin_pfmon.h R processors/ARM/gdb-7.10/sim/bfin/dv-bfin_pint.c R processors/ARM/gdb-7.10/sim/bfin/dv-bfin_pint.h R processors/ARM/gdb-7.10/sim/bfin/dv-bfin_pll.c R processors/ARM/gdb-7.10/sim/bfin/dv-bfin_pll.h R processors/ARM/gdb-7.10/sim/bfin/dv-bfin_ppi.c R processors/ARM/gdb-7.10/sim/bfin/dv-bfin_ppi.h R processors/ARM/gdb-7.10/sim/bfin/dv-bfin_rtc.c R processors/ARM/gdb-7.10/sim/bfin/dv-bfin_rtc.h R processors/ARM/gdb-7.10/sim/bfin/dv-bfin_sic.c R processors/ARM/gdb-7.10/sim/bfin/dv-bfin_sic.h R processors/ARM/gdb-7.10/sim/bfin/dv-bfin_spi.c R processors/ARM/gdb-7.10/sim/bfin/dv-bfin_spi.h R processors/ARM/gdb-7.10/sim/bfin/dv-bfin_trace.c R processors/ARM/gdb-7.10/sim/bfin/dv-bfin_trace.h R processors/ARM/gdb-7.10/sim/bfin/dv-bfin_twi.c R processors/ARM/gdb-7.10/sim/bfin/dv-bfin_twi.h R processors/ARM/gdb-7.10/sim/bfin/dv-bfin_uart.c R processors/ARM/gdb-7.10/sim/bfin/dv-bfin_uart.h R processors/ARM/gdb-7.10/sim/bfin/dv-bfin_uart2.c R processors/ARM/gdb-7.10/sim/bfin/dv-bfin_uart2.h R processors/ARM/gdb-7.10/sim/bfin/dv-bfin_wdog.c R processors/ARM/gdb-7.10/sim/bfin/dv-bfin_wdog.h R processors/ARM/gdb-7.10/sim/bfin/dv-bfin_wp.c R processors/ARM/gdb-7.10/sim/bfin/dv-bfin_wp.h R processors/ARM/gdb-7.10/sim/bfin/dv-eth_phy.c R processors/ARM/gdb-7.10/sim/bfin/gui.c R processors/ARM/gdb-7.10/sim/bfin/gui.h R processors/ARM/gdb-7.10/sim/bfin/insn_list.def R processors/ARM/gdb-7.10/sim/bfin/interp.c R processors/ARM/gdb-7.10/sim/bfin/linux-fixed-code.h R processors/ARM/gdb-7.10/sim/bfin/linux-fixed-code.s R processors/ARM/gdb-7.10/sim/bfin/linux-targ-map.h R processors/ARM/gdb-7.10/sim/bfin/machs.c R processors/ARM/gdb-7.10/sim/bfin/machs.h R processors/ARM/gdb-7.10/sim/bfin/proc_list.def R processors/ARM/gdb-7.10/sim/bfin/sim-main.h R processors/ARM/gdb-7.10/sim/bfin/tconfig.h R processors/ARM/gdb-7.10/sim/common/ChangeLog R processors/ARM/gdb-7.10/sim/common/Make-common.in R processors/ARM/gdb-7.10/sim/common/Makefile.in R processors/ARM/gdb-7.10/sim/common/acinclude.m4 R processors/ARM/gdb-7.10/sim/common/aclocal.m4 R processors/ARM/gdb-7.10/sim/common/callback.c R processors/ARM/gdb-7.10/sim/common/cgen-accfp.c R processors/ARM/gdb-7.10/sim/common/cgen-cpu.h R processors/ARM/gdb-7.10/sim/common/cgen-defs.h R processors/ARM/gdb-7.10/sim/common/cgen-engine.h R processors/ARM/gdb-7.10/sim/common/cgen-fpu.c R processors/ARM/gdb-7.10/sim/common/cgen-fpu.h R processors/ARM/gdb-7.10/sim/common/cgen-mem.h R processors/ARM/gdb-7.10/sim/common/cgen-ops.h R processors/ARM/gdb-7.10/sim/common/cgen-par.c R processors/ARM/gdb-7.10/sim/common/cgen-par.h R processors/ARM/gdb-7.10/sim/common/cgen-run.c R processors/ARM/gdb-7.10/sim/common/cgen-scache.c R processors/ARM/gdb-7.10/sim/common/cgen-scache.h R processors/ARM/gdb-7.10/sim/common/cgen-sim.h R processors/ARM/gdb-7.10/sim/common/cgen-trace.c R processors/ARM/gdb-7.10/sim/common/cgen-trace.h R processors/ARM/gdb-7.10/sim/common/cgen-types.h R processors/ARM/gdb-7.10/sim/common/cgen-utils.c R processors/ARM/gdb-7.10/sim/common/cgen.sh R processors/ARM/gdb-7.10/sim/common/config.in R processors/ARM/gdb-7.10/sim/common/configure R processors/ARM/gdb-7.10/sim/common/configure.ac R processors/ARM/gdb-7.10/sim/common/dv-cfi.c R processors/ARM/gdb-7.10/sim/common/dv-cfi.h R processors/ARM/gdb-7.10/sim/common/dv-core.c R processors/ARM/gdb-7.10/sim/common/dv-glue.c R processors/ARM/gdb-7.10/sim/common/dv-pal.c R processors/ARM/gdb-7.10/sim/common/dv-sockser.c R processors/ARM/gdb-7.10/sim/common/dv-sockser.h R processors/ARM/gdb-7.10/sim/common/gdbinit.in R processors/ARM/gdb-7.10/sim/common/genmloop.sh R processors/ARM/gdb-7.10/sim/common/gennltvals.sh R processors/ARM/gdb-7.10/sim/common/gentmap.c R processors/ARM/gdb-7.10/sim/common/gentvals.sh R processors/ARM/gdb-7.10/sim/common/hw-alloc.c R processors/ARM/gdb-7.10/sim/common/hw-alloc.h R processors/ARM/gdb-7.10/sim/common/hw-base.c R processors/ARM/gdb-7.10/sim/common/hw-base.h R processors/ARM/gdb-7.10/sim/common/hw-device.c R processors/ARM/gdb-7.10/sim/common/hw-device.h R processors/ARM/gdb-7.10/sim/common/hw-events.c R processors/ARM/gdb-7.10/sim/common/hw-events.h R processors/ARM/gdb-7.10/sim/common/hw-handles.c R processors/ARM/gdb-7.10/sim/common/hw-handles.h R processors/ARM/gdb-7.10/sim/common/hw-instances.c R processors/ARM/gdb-7.10/sim/common/hw-instances.h R processors/ARM/gdb-7.10/sim/common/hw-main.h R processors/ARM/gdb-7.10/sim/common/hw-ports.c R processors/ARM/gdb-7.10/sim/common/hw-ports.h R processors/ARM/gdb-7.10/sim/common/hw-properties.c R processors/ARM/gdb-7.10/sim/common/hw-properties.h R processors/ARM/gdb-7.10/sim/common/hw-tree.c R processors/ARM/gdb-7.10/sim/common/hw-tree.h R processors/ARM/gdb-7.10/sim/common/libtool R processors/ARM/gdb-7.10/sim/common/nltvals.def R processors/ARM/gdb-7.10/sim/common/nrun.c R processors/ARM/gdb-7.10/sim/common/run.1 R processors/ARM/gdb-7.10/sim/common/sim-abort.c R processors/ARM/gdb-7.10/sim/common/sim-alu.h R processors/ARM/gdb-7.10/sim/common/sim-arange.c R processors/ARM/gdb-7.10/sim/common/sim-arange.h R processors/ARM/gdb-7.10/sim/common/sim-assert.h R processors/ARM/gdb-7.10/sim/common/sim-base.h R processors/ARM/gdb-7.10/sim/common/sim-basics.h R processors/ARM/gdb-7.10/sim/common/sim-bits.c R processors/ARM/gdb-7.10/sim/common/sim-bits.h R processors/ARM/gdb-7.10/sim/common/sim-command.c R processors/ARM/gdb-7.10/sim/common/sim-config.c R processors/ARM/gdb-7.10/sim/common/sim-config.h R processors/ARM/gdb-7.10/sim/common/sim-core.c R processors/ARM/gdb-7.10/sim/common/sim-core.h R processors/ARM/gdb-7.10/sim/common/sim-cpu.c R processors/ARM/gdb-7.10/sim/common/sim-cpu.h R processors/ARM/gdb-7.10/sim/common/sim-endian.c R processors/ARM/gdb-7.10/sim/common/sim-endian.h R processors/ARM/gdb-7.10/sim/common/sim-engine.c R processors/ARM/gdb-7.10/sim/common/sim-engine.h R processors/ARM/gdb-7.10/sim/common/sim-events.c R processors/ARM/gdb-7.10/sim/common/sim-events.h R processors/ARM/gdb-7.10/sim/common/sim-fpu.c R processors/ARM/gdb-7.10/sim/common/sim-fpu.h R processors/ARM/gdb-7.10/sim/common/sim-hload.c R processors/ARM/gdb-7.10/sim/common/sim-hrw.c R processors/ARM/gdb-7.10/sim/common/sim-hw.c R processors/ARM/gdb-7.10/sim/common/sim-hw.h R processors/ARM/gdb-7.10/sim/common/sim-info.c R processors/ARM/gdb-7.10/sim/common/sim-inline.c R processors/ARM/gdb-7.10/sim/common/sim-inline.h R processors/ARM/gdb-7.10/sim/common/sim-io.c R processors/ARM/gdb-7.10/sim/common/sim-io.h R processors/ARM/gdb-7.10/sim/common/sim-load.c R processors/ARM/gdb-7.10/sim/common/sim-memopt.c R processors/ARM/gdb-7.10/sim/common/sim-memopt.h R processors/ARM/gdb-7.10/sim/common/sim-model.c R processors/ARM/gdb-7.10/sim/common/sim-model.h R processors/ARM/gdb-7.10/sim/common/sim-module.c R processors/ARM/gdb-7.10/sim/common/sim-module.h R processors/ARM/gdb-7.10/sim/common/sim-n-bits.h R processors/ARM/gdb-7.10/sim/common/sim-n-core.h R processors/ARM/gdb-7.10/sim/common/sim-n-endian.h R processors/ARM/gdb-7.10/sim/common/sim-options.c R processors/ARM/gdb-7.10/sim/common/sim-options.h R processors/ARM/gdb-7.10/sim/common/sim-profile.c R processors/ARM/gdb-7.10/sim/common/sim-profile.h R processors/ARM/gdb-7.10/sim/common/sim-reason.c R processors/ARM/gdb-7.10/sim/common/sim-reg.c R processors/ARM/gdb-7.10/sim/common/sim-resume.c R processors/ARM/gdb-7.10/sim/common/sim-run.c R processors/ARM/gdb-7.10/sim/common/sim-signal.c R processors/ARM/gdb-7.10/sim/common/sim-signal.h R processors/ARM/gdb-7.10/sim/common/sim-stop.c R processors/ARM/gdb-7.10/sim/common/sim-syscall.c R processors/ARM/gdb-7.10/sim/common/sim-syscall.h R processors/ARM/gdb-7.10/sim/common/sim-trace.c R processors/ARM/gdb-7.10/sim/common/sim-trace.h R processors/ARM/gdb-7.10/sim/common/sim-types.h R processors/ARM/gdb-7.10/sim/common/sim-utils.c R processors/ARM/gdb-7.10/sim/common/sim-utils.h R processors/ARM/gdb-7.10/sim/common/sim-watch.c R processors/ARM/gdb-7.10/sim/common/sim-watch.h R processors/ARM/gdb-7.10/sim/common/syscall.c R processors/ARM/gdb-7.10/sim/common/tconfig.h R processors/ARM/gdb-7.10/sim/common/version.h R processors/ARM/gdb-7.10/sim/configure R processors/ARM/gdb-7.10/sim/configure.ac R processors/ARM/gdb-7.10/sim/configure.tgt R processors/ARM/gdb-7.10/sim/cr16/ChangeLog R processors/ARM/gdb-7.10/sim/cr16/Makefile.in R processors/ARM/gdb-7.10/sim/cr16/aclocal.m4 R processors/ARM/gdb-7.10/sim/cr16/config.in R processors/ARM/gdb-7.10/sim/cr16/configure R processors/ARM/gdb-7.10/sim/cr16/configure.ac R processors/ARM/gdb-7.10/sim/cr16/cr16_sim.h R processors/ARM/gdb-7.10/sim/cr16/endian.c R processors/ARM/gdb-7.10/sim/cr16/gencode.c R processors/ARM/gdb-7.10/sim/cr16/interp.c R processors/ARM/gdb-7.10/sim/cr16/sim-main.h R processors/ARM/gdb-7.10/sim/cr16/simops.c R processors/ARM/gdb-7.10/sim/cris/ChangeLog R processors/ARM/gdb-7.10/sim/cris/Makefile.in R processors/ARM/gdb-7.10/sim/cris/aclocal.m4 R processors/ARM/gdb-7.10/sim/cris/arch.c R processors/ARM/gdb-7.10/sim/cris/arch.h R processors/ARM/gdb-7.10/sim/cris/config.in R processors/ARM/gdb-7.10/sim/cris/configure R processors/ARM/gdb-7.10/sim/cris/configure.ac R processors/ARM/gdb-7.10/sim/cris/cpuall.h R processors/ARM/gdb-7.10/sim/cris/cpuv10.c R processors/ARM/gdb-7.10/sim/cris/cpuv10.h R processors/ARM/gdb-7.10/sim/cris/cpuv32.c R processors/ARM/gdb-7.10/sim/cris/cpuv32.h R processors/ARM/gdb-7.10/sim/cris/cris-desc.c R processors/ARM/gdb-7.10/sim/cris/cris-desc.h R processors/ARM/gdb-7.10/sim/cris/cris-opc.h R processors/ARM/gdb-7.10/sim/cris/cris-sim.h R processors/ARM/gdb-7.10/sim/cris/cris-tmpl.c R processors/ARM/gdb-7.10/sim/cris/crisv10f.c R processors/ARM/gdb-7.10/sim/cris/crisv32f.c R processors/ARM/gdb-7.10/sim/cris/decodev10.c R processors/ARM/gdb-7.10/sim/cris/decodev10.h R processors/ARM/gdb-7.10/sim/cris/decodev32.c R processors/ARM/gdb-7.10/sim/cris/decodev32.h R processors/ARM/gdb-7.10/sim/cris/devices.c R processors/ARM/gdb-7.10/sim/cris/dv-cris.c R processors/ARM/gdb-7.10/sim/cris/dv-rv.c R processors/ARM/gdb-7.10/sim/cris/mloop.in R processors/ARM/gdb-7.10/sim/cris/modelv10.c R processors/ARM/gdb-7.10/sim/cris/modelv32.c R processors/ARM/gdb-7.10/sim/cris/rvdummy.c R processors/ARM/gdb-7.10/sim/cris/semcrisv10f-switch.c R processors/ARM/gdb-7.10/sim/cris/semcrisv32f-switch.c R processors/ARM/gdb-7.10/sim/cris/sim-if.c R processors/ARM/gdb-7.10/sim/cris/sim-main.h R processors/ARM/gdb-7.10/sim/cris/tconfig.h R processors/ARM/gdb-7.10/sim/cris/traps.c R processors/ARM/gdb-7.10/sim/d10v/ChangeLog R processors/ARM/gdb-7.10/sim/d10v/Makefile.in R processors/ARM/gdb-7.10/sim/d10v/aclocal.m4 R processors/ARM/gdb-7.10/sim/d10v/config.in R processors/ARM/gdb-7.10/sim/d10v/configure R processors/ARM/gdb-7.10/sim/d10v/configure.ac R processors/ARM/gdb-7.10/sim/d10v/d10v_sim.h R processors/ARM/gdb-7.10/sim/d10v/endian.c R processors/ARM/gdb-7.10/sim/d10v/gencode.c R processors/ARM/gdb-7.10/sim/d10v/interp.c R processors/ARM/gdb-7.10/sim/d10v/sim-main.h R processors/ARM/gdb-7.10/sim/d10v/simops.c R processors/ARM/gdb-7.10/sim/erc32/ChangeLog R processors/ARM/gdb-7.10/sim/erc32/Makefile.in R processors/ARM/gdb-7.10/sim/erc32/NEWS R processors/ARM/gdb-7.10/sim/erc32/README.erc32 R processors/ARM/gdb-7.10/sim/erc32/README.gdb R processors/ARM/gdb-7.10/sim/erc32/README.sis R processors/ARM/gdb-7.10/sim/erc32/aclocal.m4 R processors/ARM/gdb-7.10/sim/erc32/config.in R processors/ARM/gdb-7.10/sim/erc32/configure R processors/ARM/gdb-7.10/sim/erc32/configure.ac R processors/ARM/gdb-7.10/sim/erc32/erc32.c R processors/ARM/gdb-7.10/sim/erc32/exec.c R processors/ARM/gdb-7.10/sim/erc32/float.c R processors/ARM/gdb-7.10/sim/erc32/func.c R processors/ARM/gdb-7.10/sim/erc32/help.c R processors/ARM/gdb-7.10/sim/erc32/interf.c R processors/ARM/gdb-7.10/sim/erc32/sis.c R processors/ARM/gdb-7.10/sim/erc32/sis.h R processors/ARM/gdb-7.10/sim/erc32/startsim R processors/ARM/gdb-7.10/sim/frv/ChangeLog R processors/ARM/gdb-7.10/sim/frv/Makefile.in R processors/ARM/gdb-7.10/sim/frv/README R processors/ARM/gdb-7.10/sim/frv/TODO R processors/ARM/gdb-7.10/sim/frv/aclocal.m4 R processors/ARM/gdb-7.10/sim/frv/arch.c R processors/ARM/gdb-7.10/sim/frv/arch.h R processors/ARM/gdb-7.10/sim/frv/cache.c R processors/ARM/gdb-7.10/sim/frv/cache.h R processors/ARM/gdb-7.10/sim/frv/config.in R processors/ARM/gdb-7.10/sim/frv/configure R processors/ARM/gdb-7.10/sim/frv/configure.ac R processors/ARM/gdb-7.10/sim/frv/cpu.c R processors/ARM/gdb-7.10/sim/frv/cpu.h R processors/ARM/gdb-7.10/sim/frv/cpuall.h R processors/ARM/gdb-7.10/sim/frv/decode.c R processors/ARM/gdb-7.10/sim/frv/decode.h R processors/ARM/gdb-7.10/sim/frv/devices.c R processors/ARM/gdb-7.10/sim/frv/frv-sim.h R processors/ARM/gdb-7.10/sim/frv/frv.c R processors/ARM/gdb-7.10/sim/frv/interrupts.c R processors/ARM/gdb-7.10/sim/frv/memory.c R processors/ARM/gdb-7.10/sim/frv/mloop.in R processors/ARM/gdb-7.10/sim/frv/model.c R processors/ARM/gdb-7.10/sim/frv/options.c R processors/ARM/gdb-7.10/sim/frv/pipeline.c R processors/ARM/gdb-7.10/sim/frv/profile-fr400.c R processors/ARM/gdb-7.10/sim/frv/profile-fr400.h R processors/ARM/gdb-7.10/sim/frv/profile-fr450.c R processors/ARM/gdb-7.10/sim/frv/profile-fr500.c R processors/ARM/gdb-7.10/sim/frv/profile-fr500.h R processors/ARM/gdb-7.10/sim/frv/profile-fr550.c R processors/ARM/gdb-7.10/sim/frv/profile-fr550.h R processors/ARM/gdb-7.10/sim/frv/profile.c R processors/ARM/gdb-7.10/sim/frv/profile.h R processors/ARM/gdb-7.10/sim/frv/registers.c R processors/ARM/gdb-7.10/sim/frv/registers.h R processors/ARM/gdb-7.10/sim/frv/reset.c R processors/ARM/gdb-7.10/sim/frv/sem.c R processors/ARM/gdb-7.10/sim/frv/sim-if.c R processors/ARM/gdb-7.10/sim/frv/sim-main.h R processors/ARM/gdb-7.10/sim/frv/tconfig.h R processors/ARM/gdb-7.10/sim/frv/traps.c R processors/ARM/gdb-7.10/sim/ft32/ChangeLog R processors/ARM/gdb-7.10/sim/ft32/Makefile.in R processors/ARM/gdb-7.10/sim/ft32/aclocal.m4 R processors/ARM/gdb-7.10/sim/ft32/config.in R processors/ARM/gdb-7.10/sim/ft32/configure R processors/ARM/gdb-7.10/sim/ft32/configure.ac R processors/ARM/gdb-7.10/sim/ft32/ft32-sim.h R processors/ARM/gdb-7.10/sim/ft32/interp.c R processors/ARM/gdb-7.10/sim/ft32/sim-main.h R processors/ARM/gdb-7.10/sim/h8300/ChangeLog R processors/ARM/gdb-7.10/sim/h8300/Makefile.in R processors/ARM/gdb-7.10/sim/h8300/aclocal.m4 R processors/ARM/gdb-7.10/sim/h8300/compile.c R processors/ARM/gdb-7.10/sim/h8300/config.in R processors/ARM/gdb-7.10/sim/h8300/configure R processors/ARM/gdb-7.10/sim/h8300/configure.ac R processors/ARM/gdb-7.10/sim/h8300/inst.h R processors/ARM/gdb-7.10/sim/h8300/sim-main.h R processors/ARM/gdb-7.10/sim/h8300/tconfig.h R processors/ARM/gdb-7.10/sim/h8300/writecode.c R processors/ARM/gdb-7.10/sim/igen/ChangeLog R processors/ARM/gdb-7.10/sim/igen/Makefile.in R processors/ARM/gdb-7.10/sim/igen/compare_igen_models R processors/ARM/gdb-7.10/sim/igen/config.in R processors/ARM/gdb-7.10/sim/igen/configure R processors/ARM/gdb-7.10/sim/igen/configure.ac R processors/ARM/gdb-7.10/sim/igen/filter.c R processors/ARM/gdb-7.10/sim/igen/filter.h R processors/ARM/gdb-7.10/sim/igen/filter_host.c R processors/ARM/gdb-7.10/sim/igen/filter_host.h R processors/ARM/gdb-7.10/sim/igen/gen-engine.c R processors/ARM/gdb-7.10/sim/igen/gen-engine.h R processors/ARM/gdb-7.10/sim/igen/gen-icache.c R processors/ARM/gdb-7.10/sim/igen/gen-icache.h R processors/ARM/gdb-7.10/sim/igen/gen-idecode.c R processors/ARM/gdb-7.10/sim/igen/gen-idecode.h R processors/ARM/gdb-7.10/sim/igen/gen-itable.c R processors/ARM/gdb-7.10/sim/igen/gen-itable.h R processors/ARM/gdb-7.10/sim/igen/gen-model.c R processors/ARM/gdb-7.10/sim/igen/gen-model.h R processors/ARM/gdb-7.10/sim/igen/gen-semantics.c R processors/ARM/gdb-7.10/sim/igen/gen-semantics.h R processors/ARM/gdb-7.10/sim/igen/gen-support.c R processors/ARM/gdb-7.10/sim/igen/gen-support.h R processors/ARM/gdb-7.10/sim/igen/gen.c R processors/ARM/gdb-7.10/sim/igen/gen.h R processors/ARM/gdb-7.10/sim/igen/igen.c R processors/ARM/gdb-7.10/sim/igen/igen.h R processors/ARM/gdb-7.10/sim/igen/ld-cache.c R processors/ARM/gdb-7.10/sim/igen/ld-cache.h R processors/ARM/gdb-7.10/sim/igen/ld-decode.c R processors/ARM/gdb-7.10/sim/igen/ld-decode.h R processors/ARM/gdb-7.10/sim/igen/ld-insn.c R processors/ARM/gdb-7.10/sim/igen/ld-insn.h R processors/ARM/gdb-7.10/sim/igen/lf.c R processors/ARM/gdb-7.10/sim/igen/lf.h R processors/ARM/gdb-7.10/sim/igen/misc.c R processors/ARM/gdb-7.10/sim/igen/misc.h R processors/ARM/gdb-7.10/sim/igen/table.c R processors/ARM/gdb-7.10/sim/igen/table.h R processors/ARM/gdb-7.10/sim/iq2000/ChangeLog R processors/ARM/gdb-7.10/sim/iq2000/Makefile.in R processors/ARM/gdb-7.10/sim/iq2000/aclocal.m4 R processors/ARM/gdb-7.10/sim/iq2000/arch.c R processors/ARM/gdb-7.10/sim/iq2000/arch.h R processors/ARM/gdb-7.10/sim/iq2000/config.in R processors/ARM/gdb-7.10/sim/iq2000/configure R processors/ARM/gdb-7.10/sim/iq2000/configure.ac R processors/ARM/gdb-7.10/sim/iq2000/cpu.c R processors/ARM/gdb-7.10/sim/iq2000/cpu.h R processors/ARM/gdb-7.10/sim/iq2000/cpuall.h R processors/ARM/gdb-7.10/sim/iq2000/decode.c R processors/ARM/gdb-7.10/sim/iq2000/decode.h R processors/ARM/gdb-7.10/sim/iq2000/iq2000-sim.h R processors/ARM/gdb-7.10/sim/iq2000/iq2000.c R processors/ARM/gdb-7.10/sim/iq2000/mloop.in R processors/ARM/gdb-7.10/sim/iq2000/model.c R processors/ARM/gdb-7.10/sim/iq2000/sem-switch.c R processors/ARM/gdb-7.10/sim/iq2000/sem.c R processors/ARM/gdb-7.10/sim/iq2000/sim-if.c R processors/ARM/gdb-7.10/sim/iq2000/sim-main.h R processors/ARM/gdb-7.10/sim/iq2000/tconfig.h R processors/ARM/gdb-7.10/sim/lm32/ChangeLog R processors/ARM/gdb-7.10/sim/lm32/Makefile.in R processors/ARM/gdb-7.10/sim/lm32/aclocal.m4 R processors/ARM/gdb-7.10/sim/lm32/arch.c R processors/ARM/gdb-7.10/sim/lm32/arch.h R processors/ARM/gdb-7.10/sim/lm32/config.in R processors/ARM/gdb-7.10/sim/lm32/configure R processors/ARM/gdb-7.10/sim/lm32/configure.ac R processors/ARM/gdb-7.10/sim/lm32/cpu.c R processors/ARM/gdb-7.10/sim/lm32/cpu.h R processors/ARM/gdb-7.10/sim/lm32/cpuall.h R processors/ARM/gdb-7.10/sim/lm32/decode.c R processors/ARM/gdb-7.10/sim/lm32/decode.h R processors/ARM/gdb-7.10/sim/lm32/dv-lm32cpu.c R processors/ARM/gdb-7.10/sim/lm32/dv-lm32timer.c R processors/ARM/gdb-7.10/sim/lm32/dv-lm32uart.c R processors/ARM/gdb-7.10/sim/lm32/lm32-sim.h R processors/ARM/gdb-7.10/sim/lm32/lm32.c R processors/ARM/gdb-7.10/sim/lm32/mloop.in R processors/ARM/gdb-7.10/sim/lm32/model.c R processors/ARM/gdb-7.10/sim/lm32/sem-switch.c R processors/ARM/gdb-7.10/sim/lm32/sem.c R processors/ARM/gdb-7.10/sim/lm32/sim-if.c R processors/ARM/gdb-7.10/sim/lm32/sim-main.h R processors/ARM/gdb-7.10/sim/lm32/tconfig.h R processors/ARM/gdb-7.10/sim/lm32/traps.c R processors/ARM/gdb-7.10/sim/lm32/user.c R processors/ARM/gdb-7.10/sim/m32c/ChangeLog R processors/ARM/gdb-7.10/sim/m32c/Makefile.in R processors/ARM/gdb-7.10/sim/m32c/aclocal.m4 R processors/ARM/gdb-7.10/sim/m32c/blinky.S R processors/ARM/gdb-7.10/sim/m32c/config.in R processors/ARM/gdb-7.10/sim/m32c/configure R processors/ARM/gdb-7.10/sim/m32c/configure.ac R processors/ARM/gdb-7.10/sim/m32c/cpu.h R processors/ARM/gdb-7.10/sim/m32c/gdb-if.c R processors/ARM/gdb-7.10/sim/m32c/gloss.S R processors/ARM/gdb-7.10/sim/m32c/int.c R processors/ARM/gdb-7.10/sim/m32c/int.h R processors/ARM/gdb-7.10/sim/m32c/load.c R processors/ARM/gdb-7.10/sim/m32c/load.h R processors/ARM/gdb-7.10/sim/m32c/m32c.opc R processors/ARM/gdb-7.10/sim/m32c/main.c R processors/ARM/gdb-7.10/sim/m32c/mem.c R processors/ARM/gdb-7.10/sim/m32c/mem.h R processors/ARM/gdb-7.10/sim/m32c/misc.c R processors/ARM/gdb-7.10/sim/m32c/misc.h R processors/ARM/gdb-7.10/sim/m32c/opc2c.c R processors/ARM/gdb-7.10/sim/m32c/r8c.opc R processors/ARM/gdb-7.10/sim/m32c/reg.c R processors/ARM/gdb-7.10/sim/m32c/safe-fgets.c R processors/ARM/gdb-7.10/sim/m32c/safe-fgets.h R processors/ARM/gdb-7.10/sim/m32c/sample.S R processors/ARM/gdb-7.10/sim/m32c/sample.ld R processors/ARM/gdb-7.10/sim/m32c/sample2.c R processors/ARM/gdb-7.10/sim/m32c/srcdest.c R processors/ARM/gdb-7.10/sim/m32c/syscall.h R processors/ARM/gdb-7.10/sim/m32c/syscalls.c R processors/ARM/gdb-7.10/sim/m32c/syscalls.h R processors/ARM/gdb-7.10/sim/m32c/timer_a.h R processors/ARM/gdb-7.10/sim/m32c/trace.c R processors/ARM/gdb-7.10/sim/m32c/trace.h R processors/ARM/gdb-7.10/sim/m32r/ChangeLog R processors/ARM/gdb-7.10/sim/m32r/Makefile.in R processors/ARM/gdb-7.10/sim/m32r/README R processors/ARM/gdb-7.10/sim/m32r/TODO R processors/ARM/gdb-7.10/sim/m32r/aclocal.m4 R processors/ARM/gdb-7.10/sim/m32r/arch.c R processors/ARM/gdb-7.10/sim/m32r/arch.h R processors/ARM/gdb-7.10/sim/m32r/config.in R processors/ARM/gdb-7.10/sim/m32r/configure R processors/ARM/gdb-7.10/sim/m32r/configure.ac R processors/ARM/gdb-7.10/sim/m32r/cpu.c R processors/ARM/gdb-7.10/sim/m32r/cpu.h R processors/ARM/gdb-7.10/sim/m32r/cpu2.c R processors/ARM/gdb-7.10/sim/m32r/cpu2.h R processors/ARM/gdb-7.10/sim/m32r/cpuall.h R processors/ARM/gdb-7.10/sim/m32r/cpux.c R processors/ARM/gdb-7.10/sim/m32r/cpux.h R processors/ARM/gdb-7.10/sim/m32r/decode.c R processors/ARM/gdb-7.10/sim/m32r/decode.h R processors/ARM/gdb-7.10/sim/m32r/decode2.c R processors/ARM/gdb-7.10/sim/m32r/decode2.h R processors/ARM/gdb-7.10/sim/m32r/decodex.c R processors/ARM/gdb-7.10/sim/m32r/decodex.h R processors/ARM/gdb-7.10/sim/m32r/devices.c R processors/ARM/gdb-7.10/sim/m32r/m32r-sim.h R processors/ARM/gdb-7.10/sim/m32r/m32r.c R processors/ARM/gdb-7.10/sim/m32r/m32r2.c R processors/ARM/gdb-7.10/sim/m32r/m32rx.c R processors/ARM/gdb-7.10/sim/m32r/mloop.in R processors/ARM/gdb-7.10/sim/m32r/mloop2.in R processors/ARM/gdb-7.10/sim/m32r/mloopx.in R processors/ARM/gdb-7.10/sim/m32r/model.c R processors/ARM/gdb-7.10/sim/m32r/model2.c R processors/ARM/gdb-7.10/sim/m32r/modelx.c R processors/ARM/gdb-7.10/sim/m32r/sem-switch.c R processors/ARM/gdb-7.10/sim/m32r/sem.c R processors/ARM/gdb-7.10/sim/m32r/sem2-switch.c R processors/ARM/gdb-7.10/sim/m32r/semx-switch.c R processors/ARM/gdb-7.10/sim/m32r/sim-if.c R processors/ARM/gdb-7.10/sim/m32r/sim-main.h R processors/ARM/gdb-7.10/sim/m32r/syscall.h R processors/ARM/gdb-7.10/sim/m32r/tconfig.h R processors/ARM/gdb-7.10/sim/m32r/traps-linux.c R processors/ARM/gdb-7.10/sim/m32r/traps.c R processors/ARM/gdb-7.10/sim/m68hc11/ChangeLog R processors/ARM/gdb-7.10/sim/m68hc11/Makefile.in R processors/ARM/gdb-7.10/sim/m68hc11/aclocal.m4 R processors/ARM/gdb-7.10/sim/m68hc11/config.in R processors/ARM/gdb-7.10/sim/m68hc11/configure R processors/ARM/gdb-7.10/sim/m68hc11/configure.ac R processors/ARM/gdb-7.10/sim/m68hc11/dv-m68hc11.c R processors/ARM/gdb-7.10/sim/m68hc11/dv-m68hc11eepr.c R processors/ARM/gdb-7.10/sim/m68hc11/dv-m68hc11sio.c R processors/ARM/gdb-7.10/sim/m68hc11/dv-m68hc11spi.c R processors/ARM/gdb-7.10/sim/m68hc11/dv-m68hc11tim.c R processors/ARM/gdb-7.10/sim/m68hc11/dv-nvram.c R processors/ARM/gdb-7.10/sim/m68hc11/emulos.c R processors/ARM/gdb-7.10/sim/m68hc11/gencode.c R processors/ARM/gdb-7.10/sim/m68hc11/interp.c R processors/ARM/gdb-7.10/sim/m68hc11/interrupts.c R processors/ARM/gdb-7.10/sim/m68hc11/interrupts.h R processors/ARM/gdb-7.10/sim/m68hc11/m68hc11_sim.c R processors/ARM/gdb-7.10/sim/m68hc11/sim-main.h R processors/ARM/gdb-7.10/sim/mcore/ChangeLog R processors/ARM/gdb-7.10/sim/mcore/Makefile.in R processors/ARM/gdb-7.10/sim/mcore/aclocal.m4 R processors/ARM/gdb-7.10/sim/mcore/config.in R processors/ARM/gdb-7.10/sim/mcore/configure R processors/ARM/gdb-7.10/sim/mcore/configure.ac R processors/ARM/gdb-7.10/sim/mcore/interp.c R processors/ARM/gdb-7.10/sim/mcore/sim-main.h R processors/ARM/gdb-7.10/sim/microblaze/ChangeLog R processors/ARM/gdb-7.10/sim/microblaze/Makefile.in R processors/ARM/gdb-7.10/sim/microblaze/aclocal.m4 R processors/ARM/gdb-7.10/sim/microblaze/config.in R processors/ARM/gdb-7.10/sim/microblaze/configure R processors/ARM/gdb-7.10/sim/microblaze/configure.ac R processors/ARM/gdb-7.10/sim/microblaze/interp.c R processors/ARM/gdb-7.10/sim/microblaze/microblaze.h R processors/ARM/gdb-7.10/sim/microblaze/microblaze.isa R processors/ARM/gdb-7.10/sim/microblaze/sim-main.h R processors/ARM/gdb-7.10/sim/mips/ChangeLog R processors/ARM/gdb-7.10/sim/mips/Makefile.in R processors/ARM/gdb-7.10/sim/mips/aclocal.m4 R processors/ARM/gdb-7.10/sim/mips/config.in R processors/ARM/gdb-7.10/sim/mips/configure R processors/ARM/gdb-7.10/sim/mips/configure.ac R processors/ARM/gdb-7.10/sim/mips/cp1.c R processors/ARM/gdb-7.10/sim/mips/cp1.h R processors/ARM/gdb-7.10/sim/mips/dsp.c R processors/ARM/gdb-7.10/sim/mips/dsp.igen R processors/ARM/gdb-7.10/sim/mips/dsp2.igen R processors/ARM/gdb-7.10/sim/mips/dv-tx3904cpu.c R processors/ARM/gdb-7.10/sim/mips/dv-tx3904irc.c R processors/ARM/gdb-7.10/sim/mips/dv-tx3904sio.c R processors/ARM/gdb-7.10/sim/mips/dv-tx3904tmr.c R processors/ARM/gdb-7.10/sim/mips/interp.c R processors/ARM/gdb-7.10/sim/mips/m16.dc R processors/ARM/gdb-7.10/sim/mips/m16.igen R processors/ARM/gdb-7.10/sim/mips/m16e.igen R processors/ARM/gdb-7.10/sim/mips/m16run.c R processors/ARM/gdb-7.10/sim/mips/mdmx.c R processors/ARM/gdb-7.10/sim/mips/mdmx.igen R processors/ARM/gdb-7.10/sim/mips/mips.dc R processors/ARM/gdb-7.10/sim/mips/mips.igen R processors/ARM/gdb-7.10/sim/mips/mips3264r2.igen R processors/ARM/gdb-7.10/sim/mips/mips3d.igen R processors/ARM/gdb-7.10/sim/mips/sb1.igen R processors/ARM/gdb-7.10/sim/mips/sim-main.c R processors/ARM/gdb-7.10/sim/mips/sim-main.h R processors/ARM/gdb-7.10/sim/mips/smartmips.igen R processors/ARM/gdb-7.10/sim/mips/tconfig.h R processors/ARM/gdb-7.10/sim/mips/tx.igen R processors/ARM/gdb-7.10/sim/mips/vr.igen R processors/ARM/gdb-7.10/sim/mn10300/ChangeLog R processors/ARM/gdb-7.10/sim/mn10300/Makefile.in R processors/ARM/gdb-7.10/sim/mn10300/aclocal.m4 R processors/ARM/gdb-7.10/sim/mn10300/am33-2.igen R processors/ARM/gdb-7.10/sim/mn10300/am33.igen R processors/ARM/gdb-7.10/sim/mn10300/config.in R processors/ARM/gdb-7.10/sim/mn10300/configure R processors/ARM/gdb-7.10/sim/mn10300/configure.ac R processors/ARM/gdb-7.10/sim/mn10300/dv-mn103cpu.c R processors/ARM/gdb-7.10/sim/mn10300/dv-mn103int.c R processors/ARM/gdb-7.10/sim/mn10300/dv-mn103iop.c R processors/ARM/gdb-7.10/sim/mn10300/dv-mn103ser.c R processors/ARM/gdb-7.10/sim/mn10300/dv-mn103tim.c R processors/ARM/gdb-7.10/sim/mn10300/interp.c R processors/ARM/gdb-7.10/sim/mn10300/mn10300.dc R processors/ARM/gdb-7.10/sim/mn10300/mn10300.igen R processors/ARM/gdb-7.10/sim/mn10300/mn10300_sim.h R processors/ARM/gdb-7.10/sim/mn10300/op_utils.c R processors/ARM/gdb-7.10/sim/mn10300/sim-main.c R processors/ARM/gdb-7.10/sim/mn10300/sim-main.h R processors/ARM/gdb-7.10/sim/moxie/ChangeLog R processors/ARM/gdb-7.10/sim/moxie/Makefile.in R processors/ARM/gdb-7.10/sim/moxie/aclocal.m4 R processors/ARM/gdb-7.10/sim/moxie/config.in R processors/ARM/gdb-7.10/sim/moxie/configure R processors/ARM/gdb-7.10/sim/moxie/configure.ac R processors/ARM/gdb-7.10/sim/moxie/interp.c R processors/ARM/gdb-7.10/sim/moxie/moxie-gdb.dts R processors/ARM/gdb-7.10/sim/moxie/sim-main.h R processors/ARM/gdb-7.10/sim/msp430/ChangeLog R processors/ARM/gdb-7.10/sim/msp430/Makefile.in R processors/ARM/gdb-7.10/sim/msp430/aclocal.m4 R processors/ARM/gdb-7.10/sim/msp430/config.in R processors/ARM/gdb-7.10/sim/msp430/configure R processors/ARM/gdb-7.10/sim/msp430/configure.ac R processors/ARM/gdb-7.10/sim/msp430/msp430-sim.c R processors/ARM/gdb-7.10/sim/msp430/msp430-sim.h R processors/ARM/gdb-7.10/sim/msp430/sim-main.h R processors/ARM/gdb-7.10/sim/msp430/trace.c R processors/ARM/gdb-7.10/sim/msp430/trace.h R processors/ARM/gdb-7.10/sim/ppc/.gdbinit R processors/ARM/gdb-7.10/sim/ppc/BUGS R processors/ARM/gdb-7.10/sim/ppc/COPYING R processors/ARM/gdb-7.10/sim/ppc/COPYING.LIB R processors/ARM/gdb-7.10/sim/ppc/ChangeLog R processors/ARM/gdb-7.10/sim/ppc/ChangeLog.00 R processors/ARM/gdb-7.10/sim/ppc/INSTALL R processors/ARM/gdb-7.10/sim/ppc/Makefile.in R processors/ARM/gdb-7.10/sim/ppc/README R processors/ARM/gdb-7.10/sim/ppc/RUN R processors/ARM/gdb-7.10/sim/ppc/aclocal.m4 R processors/ARM/gdb-7.10/sim/ppc/altivec.igen R processors/ARM/gdb-7.10/sim/ppc/altivec_expression.h R processors/ARM/gdb-7.10/sim/ppc/altivec_registers.h R processors/ARM/gdb-7.10/sim/ppc/basics.h R processors/ARM/gdb-7.10/sim/ppc/bits.c R processors/ARM/gdb-7.10/sim/ppc/bits.h R processors/ARM/gdb-7.10/sim/ppc/cap.c R processors/ARM/gdb-7.10/sim/ppc/cap.h R processors/ARM/gdb-7.10/sim/ppc/config.in R processors/ARM/gdb-7.10/sim/ppc/configure R processors/ARM/gdb-7.10/sim/ppc/configure.ac R processors/ARM/gdb-7.10/sim/ppc/corefile-n.h R processors/ARM/gdb-7.10/sim/ppc/corefile.c R processors/ARM/gdb-7.10/sim/ppc/corefile.h R processors/ARM/gdb-7.10/sim/ppc/cpu.c R processors/ARM/gdb-7.10/sim/ppc/cpu.h R processors/ARM/gdb-7.10/sim/ppc/dc-complex R processors/ARM/gdb-7.10/sim/ppc/dc-simple R processors/ARM/gdb-7.10/sim/ppc/dc-stupid R processors/ARM/gdb-7.10/sim/ppc/dc-test.01 R processors/ARM/gdb-7.10/sim/ppc/dc-test.02 R processors/ARM/gdb-7.10/sim/ppc/debug.c R processors/ARM/gdb-7.10/sim/ppc/debug.h R processors/ARM/gdb-7.10/sim/ppc/device.c R processors/ARM/gdb-7.10/sim/ppc/device.h R processors/ARM/gdb-7.10/sim/ppc/device_table.c R processors/ARM/gdb-7.10/sim/ppc/device_table.h R processors/ARM/gdb-7.10/sim/ppc/dgen.c R processors/ARM/gdb-7.10/sim/ppc/double.c R processors/ARM/gdb-7.10/sim/ppc/dp-bit.c R processors/ARM/gdb-7.10/sim/ppc/e500.igen R processors/ARM/gdb-7.10/sim/ppc/e500_expression.h R processors/ARM/gdb-7.10/sim/ppc/e500_registers.h R processors/ARM/gdb-7.10/sim/ppc/emul_bugapi.c R processors/ARM/gdb-7.10/sim/ppc/emul_bugapi.h R processors/ARM/gdb-7.10/sim/ppc/emul_chirp.c R processors/ARM/gdb-7.10/sim/ppc/emul_chirp.h R processors/ARM/gdb-7.10/sim/ppc/emul_generic.c R processors/ARM/gdb-7.10/sim/ppc/emul_generic.h R processors/ARM/gdb-7.10/sim/ppc/emul_netbsd.c R processors/ARM/gdb-7.10/sim/ppc/emul_netbsd.h R processors/ARM/gdb-7.10/sim/ppc/emul_unix.c R processors/ARM/gdb-7.10/sim/ppc/emul_unix.h R processors/ARM/gdb-7.10/sim/ppc/events.c R processors/ARM/gdb-7.10/sim/ppc/events.h R processors/ARM/gdb-7.10/sim/ppc/filter.c R processors/ARM/gdb-7.10/sim/ppc/filter.h R processors/ARM/gdb-7.10/sim/ppc/filter_filename.c R processors/ARM/gdb-7.10/sim/ppc/filter_filename.h R processors/ARM/gdb-7.10/sim/ppc/gdb-sim.c R processors/ARM/gdb-7.10/sim/ppc/gen-icache.c R processors/ARM/gdb-7.10/sim/ppc/gen-icache.h R processors/ARM/gdb-7.10/sim/ppc/gen-idecode.c R processors/ARM/gdb-7.10/sim/ppc/gen-idecode.h R processors/ARM/gdb-7.10/sim/ppc/gen-itable.c R processors/ARM/gdb-7.10/sim/ppc/gen-itable.h R processors/ARM/gdb-7.10/sim/ppc/gen-model.c R processors/ARM/gdb-7.10/sim/ppc/gen-model.h R processors/ARM/gdb-7.10/sim/ppc/gen-semantics.c R processors/ARM/gdb-7.10/sim/ppc/gen-semantics.h R processors/ARM/gdb-7.10/sim/ppc/gen-support.c R processors/ARM/gdb-7.10/sim/ppc/gen-support.h R processors/ARM/gdb-7.10/sim/ppc/hw_com.c R processors/ARM/gdb-7.10/sim/ppc/hw_core.c R processors/ARM/gdb-7.10/sim/ppc/hw_cpu.c R processors/ARM/gdb-7.10/sim/ppc/hw_cpu.h R processors/ARM/gdb-7.10/sim/ppc/hw_disk.c R processors/ARM/gdb-7.10/sim/ppc/hw_eeprom.c R processors/ARM/gdb-7.10/sim/ppc/hw_glue.c R processors/ARM/gdb-7.10/sim/ppc/hw_htab.c R processors/ARM/gdb-7.10/sim/ppc/hw_ide.c R processors/ARM/gdb-7.10/sim/ppc/hw_init.c R processors/ARM/gdb-7.10/sim/ppc/hw_iobus.c R processors/ARM/gdb-7.10/sim/ppc/hw_memory.c R processors/ARM/gdb-7.10/sim/ppc/hw_nvram.c R processors/ARM/gdb-7.10/sim/ppc/hw_opic.c R processors/ARM/gdb-7.10/sim/ppc/hw_pal.c R processors/ARM/gdb-7.10/sim/ppc/hw_phb.c R processors/ARM/gdb-7.10/sim/ppc/hw_phb.h R processors/ARM/gdb-7.10/sim/ppc/hw_register.c R processors/ARM/gdb-7.10/sim/ppc/hw_sem.c R processors/ARM/gdb-7.10/sim/ppc/hw_shm.c R processors/ARM/gdb-7.10/sim/ppc/hw_trace.c R processors/ARM/gdb-7.10/sim/ppc/hw_vm.c R processors/ARM/gdb-7.10/sim/ppc/idecode_branch.h R processors/ARM/gdb-7.10/sim/ppc/idecode_expression.h R processors/ARM/gdb-7.10/sim/ppc/idecode_fields.h R processors/ARM/gdb-7.10/sim/ppc/igen.c R processors/ARM/gdb-7.10/sim/ppc/igen.h R processors/ARM/gdb-7.10/sim/ppc/inline.c R processors/ARM/gdb-7.10/sim/ppc/inline.h R processors/ARM/gdb-7.10/sim/ppc/interrupts.c R processors/ARM/gdb-7.10/sim/ppc/interrupts.h R processors/ARM/gdb-7.10/sim/ppc/ld-cache.c R processors/ARM/gdb-7.10/sim/ppc/ld-cache.h R processors/ARM/gdb-7.10/sim/ppc/ld-decode.c R processors/ARM/gdb-7.10/sim/ppc/ld-decode.h R processors/ARM/gdb-7.10/sim/ppc/ld-insn.c R processors/ARM/gdb-7.10/sim/ppc/ld-insn.h R processors/ARM/gdb-7.10/sim/ppc/lf.c R processors/ARM/gdb-7.10/sim/ppc/lf.h R processors/ARM/gdb-7.10/sim/ppc/main.c R processors/ARM/gdb-7.10/sim/ppc/misc.c R processors/ARM/gdb-7.10/sim/ppc/misc.h R processors/ARM/gdb-7.10/sim/ppc/mon.c R processors/ARM/gdb-7.10/sim/ppc/mon.h R processors/ARM/gdb-7.10/sim/ppc/options.c R processors/ARM/gdb-7.10/sim/ppc/options.h R processors/ARM/gdb-7.10/sim/ppc/os_emul.c R processors/ARM/gdb-7.10/sim/ppc/os_emul.h R processors/ARM/gdb-7.10/sim/ppc/pk_disklabel.c R processors/ARM/gdb-7.10/sim/ppc/ppc-instructions R processors/ARM/gdb-7.10/sim/ppc/ppc-spr-table R processors/ARM/gdb-7.10/sim/ppc/ppc.mt R processors/ARM/gdb-7.10/sim/ppc/psim.c R processors/ARM/gdb-7.10/sim/ppc/psim.h R processors/ARM/gdb-7.10/sim/ppc/psim.texinfo R processors/ARM/gdb-7.10/sim/ppc/registers.c R processors/ARM/gdb-7.10/sim/ppc/registers.h R processors/ARM/gdb-7.10/sim/ppc/sim-endian-n.h R processors/ARM/gdb-7.10/sim/ppc/sim-endian.c R processors/ARM/gdb-7.10/sim/ppc/sim-endian.h R processors/ARM/gdb-7.10/sim/ppc/sim-main.h R processors/ARM/gdb-7.10/sim/ppc/sim_callbacks.h R processors/ARM/gdb-7.10/sim/ppc/sim_calls.c R processors/ARM/gdb-7.10/sim/ppc/std-config.h R processors/ARM/gdb-7.10/sim/ppc/table.c R processors/ARM/gdb-7.10/sim/ppc/table.h R processors/ARM/gdb-7.10/sim/ppc/tree.c R processors/ARM/gdb-7.10/sim/ppc/tree.h R processors/ARM/gdb-7.10/sim/ppc/vm.c R processors/ARM/gdb-7.10/sim/ppc/vm.h R processors/ARM/gdb-7.10/sim/ppc/vm_n.h R processors/ARM/gdb-7.10/sim/ppc/words.h R processors/ARM/gdb-7.10/sim/rl78/ChangeLog R processors/ARM/gdb-7.10/sim/rl78/Makefile.in R processors/ARM/gdb-7.10/sim/rl78/aclocal.m4 R processors/ARM/gdb-7.10/sim/rl78/config.in R processors/ARM/gdb-7.10/sim/rl78/configure R processors/ARM/gdb-7.10/sim/rl78/configure.ac R processors/ARM/gdb-7.10/sim/rl78/cpu.c R processors/ARM/gdb-7.10/sim/rl78/cpu.h R processors/ARM/gdb-7.10/sim/rl78/gdb-if.c R processors/ARM/gdb-7.10/sim/rl78/load.c R processors/ARM/gdb-7.10/sim/rl78/load.h R processors/ARM/gdb-7.10/sim/rl78/main.c R processors/ARM/gdb-7.10/sim/rl78/mem.c R processors/ARM/gdb-7.10/sim/rl78/mem.h R processors/ARM/gdb-7.10/sim/rl78/rl78.c R processors/ARM/gdb-7.10/sim/rl78/trace.c R processors/ARM/gdb-7.10/sim/rl78/trace.h R processors/ARM/gdb-7.10/sim/rx/ChangeLog R processors/ARM/gdb-7.10/sim/rx/Makefile.in R processors/ARM/gdb-7.10/sim/rx/README.txt R processors/ARM/gdb-7.10/sim/rx/aclocal.m4 R processors/ARM/gdb-7.10/sim/rx/config.in R processors/ARM/gdb-7.10/sim/rx/configure R processors/ARM/gdb-7.10/sim/rx/configure.ac R processors/ARM/gdb-7.10/sim/rx/cpu.h R processors/ARM/gdb-7.10/sim/rx/err.c R processors/ARM/gdb-7.10/sim/rx/err.h R processors/ARM/gdb-7.10/sim/rx/fpu.c R processors/ARM/gdb-7.10/sim/rx/fpu.h R processors/ARM/gdb-7.10/sim/rx/gdb-if.c R processors/ARM/gdb-7.10/sim/rx/load.c R processors/ARM/gdb-7.10/sim/rx/load.h R processors/ARM/gdb-7.10/sim/rx/main.c R processors/ARM/gdb-7.10/sim/rx/mem.c R processors/ARM/gdb-7.10/sim/rx/mem.h R processors/ARM/gdb-7.10/sim/rx/misc.c R processors/ARM/gdb-7.10/sim/rx/misc.h R processors/ARM/gdb-7.10/sim/rx/reg.c R processors/ARM/gdb-7.10/sim/rx/rx.c R processors/ARM/gdb-7.10/sim/rx/syscall.h R processors/ARM/gdb-7.10/sim/rx/syscalls.c R processors/ARM/gdb-7.10/sim/rx/syscalls.h R processors/ARM/gdb-7.10/sim/rx/trace.c R processors/ARM/gdb-7.10/sim/rx/trace.h R processors/ARM/gdb-7.10/sim/sh/ChangeLog R processors/ARM/gdb-7.10/sim/sh/Makefile.in R processors/ARM/gdb-7.10/sim/sh/aclocal.m4 R processors/ARM/gdb-7.10/sim/sh/config.in R processors/ARM/gdb-7.10/sim/sh/configure R processors/ARM/gdb-7.10/sim/sh/configure.ac R processors/ARM/gdb-7.10/sim/sh/gencode.c R processors/ARM/gdb-7.10/sim/sh/interp.c R processors/ARM/gdb-7.10/sim/sh/sim-main.h R processors/ARM/gdb-7.10/sim/sh/syscall.h R processors/ARM/gdb-7.10/sim/sh64/ChangeLog R processors/ARM/gdb-7.10/sim/sh64/Makefile.in R processors/ARM/gdb-7.10/sim/sh64/aclocal.m4 R processors/ARM/gdb-7.10/sim/sh64/arch.c R processors/ARM/gdb-7.10/sim/sh64/arch.h R processors/ARM/gdb-7.10/sim/sh64/config.in R processors/ARM/gdb-7.10/sim/sh64/configure R processors/ARM/gdb-7.10/sim/sh64/configure.ac R processors/ARM/gdb-7.10/sim/sh64/cpu.c R processors/ARM/gdb-7.10/sim/sh64/cpu.h R processors/ARM/gdb-7.10/sim/sh64/cpuall.h R processors/ARM/gdb-7.10/sim/sh64/decode-compact.c R processors/ARM/gdb-7.10/sim/sh64/decode-compact.h R processors/ARM/gdb-7.10/sim/sh64/decode-media.c R processors/ARM/gdb-7.10/sim/sh64/decode-media.h R processors/ARM/gdb-7.10/sim/sh64/decode.h R processors/ARM/gdb-7.10/sim/sh64/defs-compact.h R processors/ARM/gdb-7.10/sim/sh64/defs-media.h R processors/ARM/gdb-7.10/sim/sh64/eng-compact.h R processors/ARM/gdb-7.10/sim/sh64/eng-media.h R processors/ARM/gdb-7.10/sim/sh64/eng.h R processors/ARM/gdb-7.10/sim/sh64/mloop-compact.c R processors/ARM/gdb-7.10/sim/sh64/mloop-media.c R processors/ARM/gdb-7.10/sim/sh64/sem-compact-switch.c R processors/ARM/gdb-7.10/sim/sh64/sem-compact.c R processors/ARM/gdb-7.10/sim/sh64/sem-media-switch.c R processors/ARM/gdb-7.10/sim/sh64/sem-media.c R processors/ARM/gdb-7.10/sim/sh64/sh-desc.c R processors/ARM/gdb-7.10/sim/sh64/sh-desc.h R processors/ARM/gdb-7.10/sim/sh64/sh-opc.h R processors/ARM/gdb-7.10/sim/sh64/sh64-sim.h R processors/ARM/gdb-7.10/sim/sh64/sh64.c R processors/ARM/gdb-7.10/sim/sh64/sim-if.c R processors/ARM/gdb-7.10/sim/sh64/sim-main.h R processors/ARM/gdb-7.10/sim/sh64/tconfig.h R processors/ARM/gdb-7.10/sim/testsuite/.gitignore R processors/ARM/gdb-7.10/sim/testsuite/ChangeLog R processors/ARM/gdb-7.10/sim/testsuite/Makefile.in R processors/ARM/gdb-7.10/sim/testsuite/common/Make-common.in R processors/ARM/gdb-7.10/sim/testsuite/common/Makefile.in R processors/ARM/gdb-7.10/sim/testsuite/common/alu-n-tst.h R processors/ARM/gdb-7.10/sim/testsuite/common/alu-tst.c R processors/ARM/gdb-7.10/sim/testsuite/common/bits-gen.c R processors/ARM/gdb-7.10/sim/testsuite/common/bits-tst.c R processors/ARM/gdb-7.10/sim/testsuite/common/fpu-tst.c R processors/ARM/gdb-7.10/sim/testsuite/config/default.exp R processors/ARM/gdb-7.10/sim/testsuite/configure R processors/ARM/gdb-7.10/sim/testsuite/configure.ac R processors/ARM/gdb-7.10/sim/testsuite/d10v-elf/ChangeLog R processors/ARM/gdb-7.10/sim/testsuite/d10v-elf/Makefile.in R processors/ARM/gdb-7.10/sim/testsuite/d10v-elf/configure R processors/ARM/gdb-7.10/sim/testsuite/d10v-elf/configure.ac R processors/ARM/gdb-7.10/sim/testsuite/d10v-elf/exit47.s R processors/ARM/gdb-7.10/sim/testsuite/d10v-elf/hello.s R processors/ARM/gdb-7.10/sim/testsuite/d10v-elf/loop.s R processors/ARM/gdb-7.10/sim/testsuite/d10v-elf/t-ae-ld-d.s R processors/ARM/gdb-7.10/sim/testsuite/d10v-elf/t-ae-ld-i.s R processors/ARM/gdb-7.10/sim/testsuite/d10v-elf/t-ae-ld-id.s R processors/ARM/gdb-7.10/sim/testsuite/d10v-elf/t-ae-ld-im.s R processors/ARM/gdb-7.10/sim/testsuite/d10v-elf/t-ae-ld-ip.s R processors/ARM/gdb-7.10/sim/testsuite/d10v-elf/t-ae-ld2w-d.s R processors/ARM/gdb-7.10/sim/testsuite/d10v-elf/t-ae-ld2w-i.s R processors/ARM/gdb-7.10/sim/testsuite/d10v-elf/t-ae-ld2w-id.s R processors/ARM/gdb-7.10/sim/testsuite/d10v-elf/t-ae-ld2w-im.s R processors/ARM/gdb-7.10/sim/testsuite/d10v-elf/t-ae-ld2w-ip.s R processors/ARM/gdb-7.10/sim/testsuite/d10v-elf/t-ae-st-d.s R processors/ARM/gdb-7.10/sim/testsuite/d10v-elf/t-ae-st-i.s R processors/ARM/gdb-7.10/sim/testsuite/d10v-elf/t-ae-st-id.s R processors/ARM/gdb-7.10/sim/testsuite/d10v-elf/t-ae-st-im.s R processors/ARM/gdb-7.10/sim/testsuite/d10v-elf/t-ae-st-ip.s R processors/ARM/gdb-7.10/sim/testsuite/d10v-elf/t-ae-st-is.s R processors/ARM/gdb-7.10/sim/testsuite/d10v-elf/t-ae-st2w-d.s R processors/ARM/gdb-7.10/sim/testsuite/d10v-elf/t-ae-st2w-i.s R processors/ARM/gdb-7.10/sim/testsuite/d10v-elf/t-ae-st2w-id.s R processors/ARM/gdb-7.10/sim/testsuite/d10v-elf/t-ae-st2w-im.s R processors/ARM/gdb-7.10/sim/testsuite/d10v-elf/t-ae-st2w-ip.s R processors/ARM/gdb-7.10/sim/testsuite/d10v-elf/t-ae-st2w-is.s R processors/ARM/gdb-7.10/sim/testsuite/d10v-elf/t-dbt.s R processors/ARM/gdb-7.10/sim/testsuite/d10v-elf/t-ld-st.s R processors/ARM/gdb-7.10/sim/testsuite/d10v-elf/t-mac.s R processors/ARM/gdb-7.10/sim/testsuite/d10v-elf/t-macros.i R processors/ARM/gdb-7.10/sim/testsuite/d10v-elf/t-mod-ld-pre.s R processors/ARM/gdb-7.10/sim/testsuite/d10v-elf/t-msbu.s R processors/ARM/gdb-7.10/sim/testsuite/d10v-elf/t-mulxu.s R processors/ARM/gdb-7.10/sim/testsuite/d10v-elf/t-mvtac.s R processors/ARM/gdb-7.10/sim/testsuite/d10v-elf/t-mvtc.s R processors/ARM/gdb-7.10/sim/testsuite/d10v-elf/t-rac.s R processors/ARM/gdb-7.10/sim/testsuite/d10v-elf/t-rachi.s R processors/ARM/gdb-7.10/sim/testsuite/d10v-elf/t-rdt.s R processors/ARM/gdb-7.10/sim/testsuite/d10v-elf/t-rep.s R processors/ARM/gdb-7.10/sim/testsuite/d10v-elf/t-rie-xx.s R processors/ARM/gdb-7.10/sim/testsuite/d10v-elf/t-rte.s R processors/ARM/gdb-7.10/sim/testsuite/d10v-elf/t-sac.s R processors/ARM/gdb-7.10/sim/testsuite/d10v-elf/t-sachi.s R processors/ARM/gdb-7.10/sim/testsuite/d10v-elf/t-sadd.s R processors/ARM/gdb-7.10/sim/testsuite/d10v-elf/t-slae.s R processors/ARM/gdb-7.10/sim/testsuite/d10v-elf/t-sp.s R processors/ARM/gdb-7.10/sim/testsuite/d10v-elf/t-sub.s R processors/ARM/gdb-7.10/sim/testsuite/d10v-elf/t-sub2w.s R processors/ARM/gdb-7.10/sim/testsuite/d10v-elf/t-subi.s R processors/ARM/gdb-7.10/sim/testsuite/d10v-elf/t-trap.s R processors/ARM/gdb-7.10/sim/testsuite/frv-elf/ChangeLog R processors/ARM/gdb-7.10/sim/testsuite/frv-elf/Makefile.in R processors/ARM/gdb-7.10/sim/testsuite/frv-elf/cache.s R processors/ARM/gdb-7.10/sim/testsuite/frv-elf/configure R processors/ARM/gdb-7.10/sim/testsuite/frv-elf/configure.ac R processors/ARM/gdb-7.10/sim/testsuite/frv-elf/exit47.s R processors/ARM/gdb-7.10/sim/testsuite/frv-elf/grloop.s R processors/ARM/gdb-7.10/sim/testsuite/frv-elf/hello.s R processors/ARM/gdb-7.10/sim/testsuite/frv-elf/loop.s R processors/ARM/gdb-7.10/sim/testsuite/lib/sim-defs.exp R processors/ARM/gdb-7.10/sim/testsuite/m32r-elf/ChangeLog R processors/ARM/gdb-7.10/sim/testsuite/m32r-elf/Makefile.in R processors/ARM/gdb-7.10/sim/testsuite/m32r-elf/configure R processors/ARM/gdb-7.10/sim/testsuite/m32r-elf/configure.ac R processors/ARM/gdb-7.10/sim/testsuite/m32r-elf/exit47.s R processors/ARM/gdb-7.10/sim/testsuite/m32r-elf/hello.s R processors/ARM/gdb-7.10/sim/testsuite/m32r-elf/loop.s R processors/ARM/gdb-7.10/sim/testsuite/mips64el-elf/ChangeLog R processors/ARM/gdb-7.10/sim/testsuite/mips64el-elf/Makefile.in R processors/ARM/gdb-7.10/sim/testsuite/mips64el-elf/configure R processors/ARM/gdb-7.10/sim/testsuite/mips64el-elf/configure.ac R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/ChangeLog R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/adc.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/add.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/allinsn.exp R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/and.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/b.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/bic.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/bl.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/bx.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/cmn.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/cmp.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/eor.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/hello.ms R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/iwmmxt/iwmmxt.exp R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/iwmmxt/tbcst.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/iwmmxt/testutils.inc R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/iwmmxt/textrm.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/iwmmxt/tinsr.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/iwmmxt/tmia.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/iwmmxt/tmiaph.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/iwmmxt/tmiaxy.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/iwmmxt/tmovmsk.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/iwmmxt/wacc.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/iwmmxt/wadd.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/iwmmxt/waligni.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/iwmmxt/walignr.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/iwmmxt/wand.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/iwmmxt/wandn.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/iwmmxt/wavg2.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/iwmmxt/wcmpeq.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/iwmmxt/wcmpgt.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/iwmmxt/wmac.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/iwmmxt/wmadd.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/iwmmxt/wmax.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/iwmmxt/wmin.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/iwmmxt/wmov.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/iwmmxt/wmul.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/iwmmxt/wor.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/iwmmxt/wpack.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/iwmmxt/wror.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/iwmmxt/wsad.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/iwmmxt/wshufh.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/iwmmxt/wsll.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/iwmmxt/wsra.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/iwmmxt/wsrl.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/iwmmxt/wsub.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/iwmmxt/wunpckeh.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/iwmmxt/wunpckel.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/iwmmxt/wunpckih.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/iwmmxt/wunpckil.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/iwmmxt/wxor.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/iwmmxt/wzero.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/ldm.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/ldr.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/ldrb.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/ldrh.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/ldrsb.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/ldrsh.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/misaligned1.ms R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/misaligned2.ms R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/misaligned3.ms R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/misc.exp R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/mla.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/mov.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/movw-movt.ms R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/mrs.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/msr.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/mul.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/mvn.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/orr.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/rsb.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/rsc.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/sbc.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/smlal.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/smull.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/stm.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/str.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/strb.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/strh.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/sub.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/swi.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/swp.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/swpb.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/teq.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/testutils.inc R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/thumb/adc.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/thumb/add-hd-hs.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/thumb/add-hd-rs.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/thumb/add-rd-hs.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/thumb/add-sp.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/thumb/add.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/thumb/addi.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/thumb/addi8.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/thumb/allthumb.exp R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/thumb/and.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/thumb/asr.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/thumb/b.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/thumb/bcc.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/thumb/bcs.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/thumb/beq.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/thumb/bge.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/thumb/bgt.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/thumb/bhi.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/thumb/bic.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/thumb/bl-hi.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/thumb/bl-lo.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/thumb/ble.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/thumb/bls.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/thumb/blt.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/thumb/bmi.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/thumb/bne.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/thumb/bpl.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/thumb/bvc.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/thumb/bvs.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/thumb/bx-hs.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/thumb/bx-rs.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/thumb/cmn.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/thumb/cmp-hd-hs.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/thumb/cmp-hd-rs.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/thumb/cmp-rd-hs.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/thumb/cmp.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/thumb/eor.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/thumb/lda-pc.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/thumb/lda-sp.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/thumb/ldmia.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/thumb/ldr-imm.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/thumb/ldr-pc.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/thumb/ldr-sprel.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/thumb/ldr.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/thumb/ldrb-imm.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/thumb/ldrb.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/thumb/ldrh-imm.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/thumb/ldrh.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/thumb/ldsb.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/thumb/ldsh.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/thumb/lsl.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/thumb/lsr.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/thumb/mov-hd-hs.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/thumb/mov-hd-rs.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/thumb/mov-rd-hs.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/thumb/mov.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/thumb/mul.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/thumb/mvn.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/thumb/neg.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/thumb/orr.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/thumb/pop-pc.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/thumb/pop.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/thumb/push-lr.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/thumb/push.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/thumb/ror.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/thumb/sbc.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/thumb/stmia.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/thumb/str-imm.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/thumb/str-sprel.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/thumb/str.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/thumb/strb-imm.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/thumb/strb.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/thumb/strh-imm.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/thumb/strh.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/thumb/sub-sp.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/thumb/sub.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/thumb/subi.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/thumb/subi8.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/thumb/swi.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/thumb/testutils.inc R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/thumb/tst.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/tst.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/umlal.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/umull.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/xscale/blx.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/xscale/mia.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/xscale/miaph.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/xscale/miaxy.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/xscale/mra.cgs R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/xscale/testutils.inc R processors/ARM/gdb-7.10/sim/testsuite/sim/arm/xscale/xscale.exp R processors/ARM/gdb-7.10/sim/testsuite/sim/avr/ChangeLog R processors/ARM/gdb-7.10/sim/testsuite/sim/avr/allinsn.exp R processors/ARM/gdb-7.10/sim/testsuite/sim/avr/pass.s R processors/ARM/gdb-7.10/sim/testsuite/sim/avr/testutils.inc R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/.gitignore R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/10272_small.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/10436.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/10622.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/10742.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/10799.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/11080.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/7641.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/ChangeLog R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/PN_generator.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/a0.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/a0shift.S R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/a1.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/a10.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/a11.S R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/a12.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/a2.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/a20.S R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/a21.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/a22.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/a23.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/a24.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/a25.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/a26.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/a3.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/a30.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/a4.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/a5.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/a6.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/a7.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/a8.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/a9.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/abs-2.S R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/abs-3.S R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/abs-4.S R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/abs.S R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/abs_acc.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/acc-rot.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/acp5_19.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/acp5_4.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/add_imm7.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/add_shift.S R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/add_sub_acc.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/addsub_flags.S R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/algnbug1.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/algnbug2.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/allinsn.exp R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/argc.c R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/ashift.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/ashift_flags.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/b0.S R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/b1.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/b2.S R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/brcc.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/brevadd.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/byteop16m.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/byteop16p.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/byteop1p.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/byteop2p.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/byteop3p.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/byteunpack.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_alu2op_conv_b.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_alu2op_conv_h.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_alu2op_conv_mix.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_alu2op_conv_neg.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_alu2op_conv_xb.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_alu2op_conv_xh.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_alu2op_divq.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_alu2op_divs.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_alu2op_log_l_sft.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_alu2op_log_r_sft.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_alu2op_shadd_1.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_alu2op_shadd_2.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_br_preg_killed_ac.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_br_preg_killed_ex1.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_br_preg_stall_ac.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_br_preg_stall_ex1.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_brcc_bp1.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_brcc_bp2.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_brcc_bp3.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_brcc_bp4.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_brcc_brf_bp.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_brcc_brf_brt_bp.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_brcc_brf_brt_nbp.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_brcc_brf_fbkwd.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_brcc_brf_nbp.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_brcc_brt_bp.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_brcc_brt_nbp.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_brcc_kills_dhits.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_brcc_kills_dmiss.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_cactrl_iflush_pr.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_cactrl_iflush_pr_pp.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_calla_ljump.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_calla_subr.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_cc2dreg.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_cc2stat_cc_ac.S R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_cc2stat_cc_an.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_cc2stat_cc_aq.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_cc2stat_cc_av0.S R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_cc2stat_cc_av1.S R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_cc2stat_cc_az.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_cc_flag_ccmv_depend.S R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft_s1.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft_sn.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_s1.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_sn.S R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_ccflag_a0a1.S R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_ccflag_dr_dr.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_ccflag_pr_imm3_uu.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_ccflag_pr_pr.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_ccflag_pr_pr_uu.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_ccmv_cc_dr_dr.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_ccmv_cc_dr_pr.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_ccmv_cc_pr_pr.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_ccmv_ncc_dr_dr.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_ccmv_ncc_dr_pr.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_ccmv_ncc_pr_pr.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_comp3op_dr_mix.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh1.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh2.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_compi2opd_flags.S R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_compi2opd_flags_2.S R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_compi2opp_pr_add_i7_n.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_compi2opp_pr_add_i7_p.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_n.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_p.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dagmodik_lnz_imgebl.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dagmodik_lnz_imltbl.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dagmodik_lz_inc_dec.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dagmodim_lnz_imgebl.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dagmodim_lnz_imltbl.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dagmodim_lz_inc_dec.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32alu_a0_pm_a1.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32alu_a0a1s.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32alu_a_abs_a.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32alu_a_neg_a.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32alu_aa_absabs.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32alu_aa_negneg.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32alu_abs.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32alu_absabs.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32alu_alhwx.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32alu_awx.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32alu_byteop1ew.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32alu_byteop2.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32alu_byteop3.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32alu_bytepack.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32alu_byteunpack.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32alu_disalnexcpt.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32alu_max.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32alu_min.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32alu_minmin.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32alu_mix.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32alu_r_lh_a0pa1.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32alu_r_negneg.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32alu_rh_m.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32alu_rh_p.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd12_m.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd12_p.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32alu_rl_m.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32alu_rl_p.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd12_m.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd12_p.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32alu_rlh_rnd.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32alu_rm.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32alu_rmm.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32alu_rmp.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32alu_rp.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32alu_rpm.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32alu_rpp.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32alu_rr_lph_a1a0.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32alu_rrpm_aa.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft_x.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft_x.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32alu_saa.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32alu_sat_aa.S R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32alu_search.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32alu_sgn.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32mac_a1a0_m.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32mac_dr_a0.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_i.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_ih.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_is.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_iu.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_m.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_s.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_t.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_tu.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_u.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_ih.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_is.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_iu.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_m.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_s.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_tu.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32mac_dr_a1a0.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32mac_dr_a1a0_iutsh.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32mac_dr_a1a0_m.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32mac_mix.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32mac_pair_a0.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_i.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_is.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_m.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_s.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_u.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32mac_pair_a1.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_i.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_is.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_m.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_s.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_u.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_i.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_is.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_m.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_s.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_u.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32mac_pair_mix.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32mult_dr.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32mult_dr_i.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32mult_dr_is.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32mult_dr_iu.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s R processors/ARM/gdb-7.10/sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s Log Message: ----------- Move the ARMv6/ARM32 processor simulator to the gdb-8.3.1-derviced code base. [ci skip]

1 0

[OpenSmalltalk/opensmalltalk-vm] c8830e: CogVM source as per VMMaker.oscog-eem.2586
by Eliot Miranda 18 Nov '19

18 Nov '19

Branch: refs/heads/Cog Home: https://github.com/OpenSmalltalk/opensmalltalk-vm Commit: c8830e2dc833bcbbb8b86b3a173d3dbc7c84bdf6 https://github.com/OpenSmalltalk/opensmalltalk-vm/commit/c8830e2dc833bcbbb8… Author: Eliot Miranda <eliot.miranda(a)gmail.com> Date: 2019-11-18 (Mon, 18 Nov 2019) Changed paths: M nsspur64src/vm/cogit.h M nsspur64src/vm/cointerp.c M nsspur64src/vm/cointerp.h M nsspur64src/vm/gcc3x-cointerp.c M nsspursrc/vm/cogit.h M nsspursrc/vm/cointerp.c M nsspursrc/vm/cointerp.h M nsspursrc/vm/gcc3x-cointerp.c M nsspurstack64src/vm/gcc3x-interp.c M nsspurstack64src/vm/interp.c M nsspurstacksrc/vm/gcc3x-interp.c M nsspurstacksrc/vm/interp.c M processors/ARM/gdb-8.3.1/bfd/Makefile.in M processors/ARM/gdb-8.3.1/bfd/elf.c M processors/ARM/gdb-8.3.1/include/bfdlink.h M processors/ARM/gdb-8.3.1/libiberty/Makefile.in M processors/ARM/gdb-8.3.1/opcodes/Makefile.in M processors/ARM/gdb-8.3.1/sim/arm/Makefile.in M processors/ARM/gdb-8.3.1/sim/arm/armemu.c M processors/ARM/gdb-8.3.1/sim/arm/armos.c M processors/ARM/gdb-8.3.1/sim/arm/armos.h A processors/ARM/gdb-8.3.1/sim/arm/armulmem.c M processors/ARM/gdb-8.3.1/sim/arm/thumbemu.c M processors/ARM/gdb-8.3.1/sim/arm/wrapper.c M processors/ARM/gdb-8.3.1/sim/common/Make-common.in M spur64src/vm/cogit.h M spur64src/vm/cointerp.c M spur64src/vm/cointerp.h M spur64src/vm/cointerpmt.c M spur64src/vm/cointerpmt.h M spur64src/vm/gcc3x-cointerp.c M spur64src/vm/gcc3x-cointerpmt.c M spurlowcode64src/vm/cogit.h M spurlowcode64src/vm/cointerp.c M spurlowcode64src/vm/cointerp.h M spurlowcode64src/vm/gcc3x-cointerp.c M spurlowcodesrc/vm/cogit.h M spurlowcodesrc/vm/cointerp.c M spurlowcodesrc/vm/cointerp.h M spurlowcodesrc/vm/gcc3x-cointerp.c M spurlowcodestack64src/vm/gcc3x-interp.c M spurlowcodestack64src/vm/interp.c M spurlowcodestacksrc/vm/gcc3x-interp.c M spurlowcodestacksrc/vm/interp.c M spursista64src/vm/cogit.h M spursista64src/vm/cointerp.c M spursista64src/vm/cointerp.h M spursista64src/vm/gcc3x-cointerp.c M spursistasrc/vm/cogit.h M spursistasrc/vm/cointerp.c M spursistasrc/vm/cointerp.h M spursistasrc/vm/gcc3x-cointerp.c M spursrc/vm/cogit.h M spursrc/vm/cointerp.c M spursrc/vm/cointerp.h M spursrc/vm/cointerpmt.c M spursrc/vm/cointerpmt.h M spursrc/vm/gcc3x-cointerp.c M spursrc/vm/gcc3x-cointerpmt.c M spurstack64src/vm/gcc3x-interp.c M spurstack64src/vm/interp.c M spurstacksrc/vm/gcc3x-interp.c M spurstacksrc/vm/interp.c M src/vm/cogit.h M src/vm/cointerp.c M src/vm/cointerp.h M src/vm/cointerpmt.c M src/vm/cointerpmt.h M src/vm/gcc3x-cointerp.c M src/vm/gcc3x-cointerpmt.c M stacksrc/vm/gcc3x-interp.c M stacksrc/vm/interp.c Log Message: ----------- CogVM source as per VMMaker.oscog-eem.2586 Eliminate info duplicaton in new interpreter version name. Port the ARM32 simulatoer hacks to the gdb 8.x tree to be used to also support ARM64/ARMv8.

1 0

← Newer
1
...
10
11
12
13
14
15
16
17
18
Older →

Jump to page:

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

2014

2013

2012

2011

2010

2009

2008

2007

2006

2005

Vm-dev November 2019